

SYM REFERENCE MANUAL

SYM REFERENCE MANUAL

Copyright © by Synertek Systems Corporation

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, without the prior written consent of Synertek Systems Corporation.

SSC Pub MAN-A-260006-B

First Printing: May, 1978

Second Printing: August, 1978



Synertek Systems Corporation

SYM-1 REFERENCE MANUAL

TABLE OF CONTENTS

| | | | PAGE |
|---------|---|---|--|
| Chapter | 1 | Introduction to the SYM Computer | 1-1 |
| Chapter | 2 | How to Use the SYM Reference Manual | 2-1 |
| Chapter | 3 | Preparing to Use Your SYM Computer | 3-1 |
| | 3.1 3.2 3.3 3.4 3.5 3.6 3.7 3.8 3.9 3.10 3.11 3.12 3.13 | Parts Check | 3-I 3-I 3-3 3-3 3-3 3-3 3-6 3-9 3-10 3-11 3-12 3-11 |
| Chapter | 4 | SYM-1 System Overview | 4-1 |
| | 4.1 4.1.1 4.1.1.2 4.1.2.1 4.1.2.2 4.1.2.2 4.1.3 4.1.4 4.2.1 4.2.2 4.2.3 4.2.4 4.3.4 4.3.1 4.3.2 4.3.3 4.3.4 | Hardware Description 6502 CPU Description Bus Structure Summary 6522 Description Processor Interface Peripheral Interface 6532 Description Functional Schematics Memory Allocation Standard Memory Allocation Standard Memory Allocation Off-Board Expandability I/O Buffers Software Description Monitor Description Monitor Description - General Software Interfacing 6502 Microprocessor Assembly Language Syntax SY6502 Instruction Set | 4-1 4-1 4-3 4-3 4-4 4-4 4-5 4-5 4-17 4-17 4-26 4-26 4-26 4-32 4-32 4-33 4-33 4-34 |
| Chapter | 5 5.1 5.2 5.3 5.3.1 5.3.2 5.3.3 5.3.4 | Operating the SYM | 5-1 5-1 5-8 5-8 5-11 5-12 5-13 |

TABLE OF CONTENTS (CONTINUED)

| | | | PAGE |
|---------|----------------|---|--------------|
| | 5.3.5 | D (Deposit) | 5-14 |
| | 5.3.6 | C (Calculate) | 5-15 |
| | 5.3.7 | B (Block Move in Memory) | 5-16 |
| | 5.3.8 | J (Jump) | 5-17 |
| | 5.3.9 | SD (Store Double Byte) | 5-17 |
| | 5.3.10 | F (Fill) | 5-18 |
| | 5.3.11 | W (Write Protect) | 5-19 |
| | 5.3.12 | E (Execute) | 5-20 |
| | 5.4 | Cassette and Paper Tape Commands | 5-21 |
| | 5.4.1 | S1,S2 (Save Cassette Tape) | 5-21 |
| | 5.4.2 | L2 (Load High-Speed Format Record from Tape). | 5-22 |
| | 5.4.3 | Ll (Load KIM* Format Record from Tape) | 5-23 |
| | 5.4.4 5.4.5 | SP (Save Paper Tape) | 5-23 |
| | 5.5 | LP (Load Paper Tape) | 5-24 |
| | 5.6 | User-Defined Functions | 5-24 5-24 |
| | ا 0.0 | Effor Codes | J-24 |
| Chapter | 6 | Programming the SYM-1 | 6-1 |
| | 6.1 | Hardware | 6-1 |
| | 6.2 | Double-Precision Addition | 6-1 |
| | 6.2.1 | Defining Program Flow | 6-1 |
| | 6.2.2 | Coding and "Hand Assembly" | 6-4 |
| | 6.2.3 | Entering and Executing the Program | 6-4 |
| | 6.2.4 | Debugging Methods | 6-7 |
| | 6.3 | Conditional Testing | 6-8 |
| | 6.4 | Multiplication | 6-11 |
| Chapter | 7 | Oscilloscope Output Feature | 7-1 |
| | 7.1 | Introduction | 7-1 |
| | 7.2 | Operation of Oscilloscope Output | 7-1 7-1 |
| | 7.2.1 | Connection Procedures | 7-1 7-1 |
| | 7.2.2 | Circuit Operation | 7-1 7-1 |
| | 7.3 | Using Our Sample Software | 7-2 |
| | | | |
| Chapter | 8 | System Expansion | 8-1 |
| | 8.1 | Memory Expansion | 8-1 |
| | 8.2 | Peripheral Expansion | 8-4 |
| Chapter | 9 | Advanced Monitor and Programming Techniques . | 9-1 |
| | 9.1 | Monitor Flow | 9-1 |
| | 9.2 | Monitor Calls | 9-1 |
| | 9.3 | Monitor Calls, Entries and Tables | 9-1 |
| | 9.4 | Vectors and Interrupts | 9-1 |
| | 9.5 | Debug ON and Trace | 9-10 |
| | 9.6 | User Trace Routines | 9-12 |
| | 9.7 | Mixed I/O Configuration | 9-14 |
| | 9.8 | User Monitor Extensions | 9-16 |
| | 9.8.1 | Monitor Extension Example | 9-16 |
| | 9.8.2 | SUPERMON as Extension to User Routines | 9-16 |
| | 9.9 | Use of SAVER and REStore Routines | 9-17 |

TABLE OF CONTENTS (CONTINUED)

| | | PAGE |
|------------|---|-----------------------|
| Appendices | | |
| Α | Immediate Action | A-1 |
| В | Parts List, Component Layout, and Outline Drawing | B-1 |
| С | Audio Tape Formats | C-1 |
| D | Paper Tape Formats | D-1 |
| E | SYM Compatability With KIM* | E-1 |
| F | Creating and Using a Sync Tape | F-1 |
| G | Monitor Addenda | G-1 |
| н | Supplementary Information | H-1 |
| I | SY6502 Data Sheet | I-1 |
| J | SY6522 Data Sheet | J-1 |
| K | SY6532 Data Sheet | K-1 |
| L | SY2114 Data Sheet | L-1 |
| COMPLETE | SUPERMON MONITOR LISTING | Follows Appendices |

^{*} KIM is a product of MOS Technology, Inc.

CHAPTER 1

INTRODUCTION TO THE SYM COMPUTER

Whether you're a teacher or a student of computer science, a systems engineer or a hobbyist, you now own one of the most versatile and sophisticated single-board computers available today. The Synertek Systems SYM-1 is an ideal introduction to the expanding world of microprocessor technology as well as a powerful development tool for design of microcomputer-based systems. Fully assembled and thoroughly tested, the SYM-1 comes equipped with a 28-key dual-function keyboard for input and a 6-digit light emitting diode (LED) display for output. All that's needed to make your computer operational is a single 5-volt power supply.

Based on the popular and reliable 6502 Central Processing Unit (CPU), the SYM-1 is designed to permit flexible solutions to a wide range of application problems. A system monitor (SUPERMON) is stored in 4K bytes of Read Only Memory (ROM) furnished with the SYM-1 so you're free to concentrate on the application itself. But should you require customized system software, sockets are provided on the board for three additional ROM or Erasable PROM (EPROM) packages that can expand total ROM to 24K bytes. And by changing connections on the jumpers that have been designed for this purpose, the SYM-1 can be set up to respond to your own system software as soon as the power is turned on.

For working with data and programs, SYM-1 comes equipped with IK of Random Access Memory (RAM), and sockets are available on the board for plug-in expansion up to 4K. Should additional memory be required for your application, an expansion port is provided which will allow additional ROM, PROM, RAM or I/O to be attached to the system up to the 65,536 maximum addressable limit for an 8-bit microprocessor.

While the keyboard and LED display included on the SYM-1 board will be sufficient for most users, other users may require the additional storage capability of audio cassette tape or the hard copy output of an RS-232 or a teletype terminal. Not only the serial interface, but also the hardware and software necessary for control of these devices is included on the SYM-1. Adding them to your system is simply a matter of properly wiring the appropriate connectors. Similarly, SYM-1 allows an oscilloscope to be added to the system to provide a unique 32-character display under software control. (Or, with the addition of the SYM-2 KB/TV interface and a common and inexpensive Radio Frequency (RF) adapter, you can turn your television set into a video display terminal.)

And that's not all. A total of 51 active Input-Output (I/O) lines (expandable to 71 with the addition of a plug-in component) permit an almost endless variety of other peripheral devices to interface to the SYM-1, from floppy disk drives to full-ASCII keyboards and other computer systems.

Other key hardware and software features of SYM-1 include jumper-selectable and program-controlled write protection for selected areas of memory, four internal timers (expandable to six), four on-board buffers for direct control of high voltage or high current interfaces, and a debug facility that may be controlled either by a manual switch or by software. We could go on, but rather than merely list what the SYM-1 is capable of doing, let's move on to the rest of the manual and learn how to put it to work.

CHAPTER 2

HOW TO USE THE SYM REFERENCE MANUAL

This manual is designed both to help you get your SYM-1 running and to teach you to use it as fully as possible. Reading over the following chapter descriptions will give you an idea of how to proceed and where to look for help when you run into a problem. Although to get the most out of this manual you should read it thoroughly before attempting to operate your SYM-1, only Chapter 3 is essential before applying power and attempting simple operations.

You should read Chapter 3 before you even unpack your SYM-1. Following the handling instructions in that chapter will help insure that you do not inadvertently damage the microcomputer components. Chapter 3 also contains instructions for connecting the power supply, and a simple keyboard exercise to acquaint you with the SYM-1 and verify that the system is working properly. In addition, directions are provided for attaching an audio cassette recorder, teletype or any RS-232 compatible terminal to the system.

Chapter 4 provides you an overview of the hardware and software features of the SYM-1. The major Integrated Circuit (IC) devices are described, and the configuration of the various edge connectors is explained. Memory assignment is also discussed, as are the various hardware jumper options on SYM-1. A complete list of machine language and assembly language commands for the 6502 CPU is included in this chapter.

Chapter 5 provides complete operating instructions for the SYM-1. The color-coded keyboard layout is explained, the keys and their functions are defined, and you're shown how to form SYM monitor commands. Instructions for operating an audio cassette recorder, teletype terminal with paper tape unit, and RS-232 terminal are included with the appropriate monitor command descriptions. In addition, the features of the SYM-1 monitor are explained in detail.

Chapter 6 is where you'll learn to program the SYM-1 to handle your applications. We'll describe the program flow and assembly code for a small sample program and explain how to prepare it for entry to the SYM-1. Then we'll discuss how to execute it and how to find problems in it if it doesn't work the way you expected it to work. After you've completed this example program, you'll have a chance to try your hand at two more programs of increasing complexity.

Chapter 7 describes how to use an oscilloscope with your SYM-1 module to obtain a unique, 32-character display similar to that of a CRT. The hardware is present on your SYM-1 to allow this usage, and the software has been designed to allow you to write your own program to send characters to the oscilloscope. A sample program implementing this feature is discussed in the chapter.

Chapter 8 explains how to expand your SYM-1 system to include additional memory or peripheral devices. I/O techniques are also discussed, including how to configure an auxiliary expansion port.

Chapter 9 consists of a system flow chart and a discussion of advanced monitor and programming techniques which will add flexibility and expandability to your SYM system. One of the unique things about the SYM-1 is its seemingly endless flexibility in software.

For example, you can create a sub-set of new monitor commands or an entirely new monitor by taking advantage of the way the system handles unrecognized commands. You can also make use of nearly all of the monitor as subroutines in your own programs, thus saving both programming time and memory space.

In addition to the chapters described above, several appendices located at the back of the manual include important service and other reference information. Appendix A explains what to do if your SYM-I does not operate properly, becomes defective or requires service. Appendix B contains a complete parts list and a component layout diagram. Audio cassette tape formats are described in Appendix C, and the format for data stored on punched paper tape is outlined in Appendix D.

You will find that your SYM-1 will interface many devices designed to accompany the KIM computer. This compatability with KIM-related products is described in Appendix E. Appendix F explains how to create and use a sync tape for audio cassette operation. Appendices G and H contain Monitor Addenda and supplementary information relating to use of the SYM-1. Finally, Appendices I, J, K and L provide reference information on the SY6502, SY6522, SY6532 and SY2114 RAM IC devices.

The last item in the manual, which is not an appendix but an addendum, is a complete listing of the SYM-1 SUPERMON monitor program. Nothing is held back; you have the complete listing to allow you to use it any way you wish. Once you understand how the monitor works and the essentials of 6502 assembly language programming, this listing becomes an invaluable tool for implementing your own applications.

CHAPTER 3

PREPARING TO USE YOUR SYM COMPUTER

This chapter will take you, step-by-step, through the process of unpacking the SYM-1 and making it operational. After applying power and checking to see that the keyboard and display function properly, you will learn how to attach an audio cassette recorder, TTY, or CRT to the system.

3.1 PARTS CHECK

In addition to this manual, several other items are included with your microcomputer. Packed along with the SYM-1 microcomputer itself you should find a programming card containing a summary of 6502 instruction codes and SYM commands, a programming manual, a warranty card, which you should fill out and mail to Synertek Systems as soon as possible, an optional user club card and two edge connectors, one long and one short. Also included is a red plastic strip which serves as a faceplate over the lighted display. The terms of the warranty are explained on the warranty card. Also included with the computer is a packet of small rubber feet on which to mount your SYM-1 for table-top operation.


3.2 CAUTION ON MOS PARTS

The integrated circuits on your SYM-1 are implemented with Metal Oxide Silicon (MOS) technology and may be damaged or destroyed if accidentally exposed to high voltage levels. By observing a few simple precautions you can avoid a costly and disappointing mishap.

Static electricity is perhaps the least obvious, and thus most dangerous, source of voltage potential that can damage computer components. The SYM-1 is wrapped in special conductive material to protect it in shipping, and you should be careful to discharge any possible build-up of static electricity on your body before unpacking or handling the circuit board. Walking on a carpeted floor is especially liable to produce static electricity. Always touch a ground connection such as a metal window frame or an appliance with a three-pronged plug before handling your SYM-1, and avoid touching the pin connections on the back of the circuit board. Ungrounded or poorly grounded test equipment and soldering irons are other sources of potentially dangerous voltage levels. Make sure that all test equipment and soldering irons are properly grounded.

3.3 VISUAL CHECK

While observing the precautions described in section 3.2, take the SYM-1 from its box and remove the protective packing. Next, apply the small rubber mounting feet and place the SYM-1 on a flat surface with the keyboard facing you. Using Figure 3-1 you can identify the major system components and begin to familiarize yourself with the layout of the SYM-1 board. Chapter 4 describes the system in more detail, with appropriate schematics, but for now we're just concerned with powering-up and beginning operation.



3-1. FUNCTIONAL BLOCK DIAGRAM

3.4 RECOMMENDED POWER SUPPLIES

The SYM-1 microcomputer requires only the addition of a power supply to become fully operational. Any unit that supplies +5 Volts DC @ 1.5 amps and has adequate overload protection is acceptable. Synertek Systems does not recommend any particular make or model. Rather than buy an assembled power supply, you may want to build your own from one of the many kits available from hobby stores and mail order houses.

3.5 POWER SUPPLY CONNECTION

Now that you've obtained a 5-volt power supply, you're almost ready to power-up the SYM-1. Find the power supply edge connector (the smaller of the two edge connectors packed along with the microcomputer), and wire it as shown in Figure 3-2. Next, slide the connector onto the power connector pins located in the middle of the top edge of the board. Check to make sure that the wiring is correct and that the connector is properly oriented before attaching it to the board.

3.6 POWER-ON CHECK

Turn on the power supply. The red light to the left of the power connection should glow to indicate that power is reaching the board. The LED display above the keyboard should be completely blank, and a tone should be heard. Press the Carriage Return (CR) key. You should again hear the audible tone that is emitted when power is turned on or a key depression is sensed, and the display should show "SY1.0 . .". Carriage Return (CR) is the key that "logs you on" to the computer when first powering up or after pressing Reset (RST). If your computer isn't responding properly, turn off the power supply. Remove the power connector from the board and make sure that all wires are connected to the proper locations and are securely attached, then repeat the power-up procedure.

If after you recheck and repeat the power-up procedure, your SYM-1 does not respond as described above, refer to Appendix A for information on returning the unit for service.

3.7 KEYBOARD EXERCISE

Now that your SYM-1 is operational, let's try a small program to verify that the system is functioning properly. The program will add together two 8-bit binary numbers and store the result. As you enter the program, addresses and data will appear on the LED display as hexadecimal digits. Addresses are 16 bits long and thus will be represented by four hexadecimal digits, while data bytes are 8 bits long and will appear as two hex digits. Before entering the program, you may want to review the following listing of assembler code for the test program. The process of converting assembler code to machine language will be explained in Chapter 6.

| | | MONITR = | \$8000 | |
|------|----------|----------|--------|-------|
| | | VALUE1 = | \$0200 | |
| | | VALUE2 = | \$0201 | |
| | | RESULT = | \$0202 | |
| | | * = | \$0203 | |
| 0203 | 18 | START C | CLC | |
| 0204 | D8 | | CLD | |
| 0205 | AD 00 02 | L | DA VA | LUEI |
| 0208 | 6D 01 02 | F | ADC VA | ALUE2 |
| 020B | 8D 02 02 | S | STA R | ESULT |
| 020E | 4C 00 80 | Ĵ | JMP MC | ONITR |
| | | E | END | |




Figure 3-2. POWER SUPPLY CONNECTIONS

Now enter the program by following the steps listed below. Asterisks indicate the displayed data contained in the identified locations. Simulated key tops stand for function keys (e.g., (CR) for carriage return) The period displayed at the end of each entry sequence is SUPERMON's standard prompt character. As each data byte is entered, the address will automatically increment.

| YOU KEY IN | DISPLAY SHOWS | EXPLANATION |
|----------------|------------------------|---|
| (RESET) | | |
| (CR) | SY1.0 | Keyboard log-on |
| (MEM) 200 (CR) | 0200.**. | Display contents of location 0200. |
| Cl | 0201.**. | Store C1 (Hex) in 0200, display next location. |
| 05 | 0202.**. | Store 05 (Hex) in 0201, display contents of 0202. |
| 00 | 0203.**. | Store 00 (Hex) in 0202, display 0203 |
| Enter Program: | | |
| 18 | 0204.**. | Store 18 (Hex) in 0203, display 0204 |
| D8 | 0205.**. | Store D8 (Hex) in 0204, display 0205 |
| AD | 0206.**. | • |
| 00 | 0207.**. | • |
| 02 | 0208.**. | • |
| 6D | 0209.**. | • |
| 01 | 020A.**. | |
| 02 | 020B.**. | |
| 8D | 020C.**. | |
| 02 | 020D.**. | · |
| 02 | 020E.**. | |
| 4C | 020F.**. | |
| 00 | 0210.**. | |
| 80 | 0211.**. | |
| (CR) | 211.** | |
| | program is entered con | |
| (MEM) 200 (CR) | 0200.C1. | VALUE1 |
| (→) | 0201.05. | VALUE2 |
| (→) | 0202.00. | RESULT |
| (→) | 0203.18. | Clear carry flag |
| (→) | 0204.D8. | Set status register for binary add |
| (→) | 0205.AD. | Load VALUEI into accumulator |
| (→) | 0206.00. | Address of VALUEI, low order byte |
| (→) | 0207.02. | Address of VALUE1, high order byte |
| (→) | 0208.6D. | Add VALUE2 to accumulator |
| (→) | 0209.01. | Address of VALUE2, low order byte |
| (→) | 020A.02. | Address of VALUE2, high order byte |
| (→) | 020B.8D. | Store accumulator |
| (→) | 020C.02. | Address of RESULT, low order byte |
| (→) | 020D.02. | Address of RESULT, high order byte |
| (→) | 020E.4C. | JUMP to monitor Address of monitor, low order byte |
| (→) | 020F.00. 0210.80. | Address of monitor, low order byte Address of monitor, high order byte |
| (→) | 210.80. | Exit from memory display and modify |
| (CR) | 210.00 | mode |
| | | mode |

Your program is now entered and ready to execute. The two numbers you will add together, C1 (Hex) and 05 (Hex), are stored in locations 0200 and 0201 respectively. The result will be stored in location 0202. The two digit hex codes you entered in

succeeding memory locations are the addresses, operands, and 6502 instruction codes necessary to add together two 8-bit binary numbers and return to the monitor program. To execute the program and display the result, perform the following steps:

| YOU KEY IN | DISPLAY SHOWS | EXPLANATION |
|----------------|---------------|---|
| (GO) 203 (CR) | g 203 . | Execute program starting at location 0203 |
| (MEM) 202 (CR) | 0202.C6 | Check result stored in location 0202 |
| (CR) | 202.C6 | Exit from memory display and modify mode |

Although this is a simple problem, it demonstrates the basic procedures for entering and executing a program on the SYM-1 as well as verifying that the system is operating properly.

3.8 ATTACHING AN AUDIO CASSETTE RECORDER


The program you entered in section 3.7 will remain stored in RAM memory only as long as the power remains on. As soon as the power is turned off, RAM data is lost, so to reuse the program you would have to enter it again from the keyboard. In order to provide you with a way to permanently store data and programs, SYM-1 is equipped with the hardware and software logic necessary to "talk to" an audio cassette recorder.

Since SYM-1 audio cassette operation involves high data transfer rates (185 bytes per second for HIGH-SPEED format), you should use a good quality recorder to ensure reliable performance. The unit should be equipped with an earphone jack for output, a microphone for input, a remote jack for remote control of the motor (optional), and standard controls for Play, Record, Rewind, and Stop. An additional feature that is useful but not essential is a tape counter. By keeping a record of counter values you can locate any program of data block manually without having to search the tape under program control at Play speed.

SYM-1 is designed to allow the cassette unit to be attached to either the Applications (A) or the Terminal (T) connector (requires a DB25 connector; see section 3.12). Refer to Figure 3-1 for the board location of these two connectors. Figure 4-3 shows how the Applications (A) edge connector should be wired for the cassette unit. The Terminal (T) connector should be wired as shown in Figure 4-3 if the unit is to be attached to the T connector. Keep the leads as short as possible and avoid running them near sources of electrical interference such as AC power cords. Always use the ground connection at the connector and do not ground directly to the power supply.

The remote control circuitry on the SYM-1 card allows a variety of cassette recorders to be used under software control. However, before you connect your remote control you must determine which type of connection is necessary for your particular recorder. Figure 3-3 illustrates the SYM-1 circuitry and eight different ways to hook it up. The following procedure can be used to determine which connection is necessary for your recorder:

- Insert the remote control cable into your recorder. Install a tape in the unit.
- 2. Press play. The tape should not move. If it does, check the cable.
- 3. Measure the voltage at the center tip of the open end of the cable. (See Figure 3-4. Use ground reference from the EAR plug.) Record this as



AUDIO CASSETTE RECORDER JACKS REMOTE CONTROL CONNECTIONS




Figure 3-3. REMOTE CONTROL TYPES AND CONNECTIONS

Table 3-1. AUDIO CASSETTE REMOTE CONTROL TYPE DETERMINATION

| | | READING A | (center tip vo | ltage) |
|----------------------------|------------|------------------------------------|------------------------------------|--|
| | | -6v to -8v | GND | +6v to +8v |
| READING B (shield voltage) | -6v to -8v | | READING C GND Type VIII -8v Type V | |
| | GND | READING C GND Type VII -8v Type VI | | READING C GND Type I +8v Type IV |
| | +6v to +8v | | READING C GND Type II +8v Type III | |

Reading C (shorted)




Figure 3-4. REMOTE CONTROL PLUG UNIT

Reading A. Typically this will be either +6 to +8 volts, -6 to -8 volts, or ground.

- 4. Measure voltage at the shield of the open end of the cable. Record this as Reading B. The same typical values stated in step 3 will apply. Readings A and B should not be the same.
- 5. Using a wire jumper, short the shield and center tip together. Your tape should now move. Measure the voltage at the center tip (do not remove the short). Record this as Reading C.
- 6. If your tape moves in step 2 or your tape does not move in step 5, check your cable for opens or shorts.
- Use Table 3-1 to determine which type of connections to make for your recorder.
- 8. After you have found the proper category for your recorder, Figure 3-3 illustrates which connections to make.

3.9 SAVE AND LOAD EXERCISE

To check cassette unit operation, we'll "Save" on tape the program presented in Section 3.7, then load the program back into RAM. But before beginning tape operations, we must set the volume and tone controls on the recorder to the correct position. This is accomplished by creating and using a "sync" tape as described in Appendix F. Follow those procedures now, keeping in mind that we will save the program, and thus will also load it back into RAM, in HIGH-SPEED format.

After adjusting you recorder, enter the program from the keyboard as you did before. Insert a tape into the recorder. If your unit is equipped with remote control, place it in Record mode. Since the motor for the cassette is under software control, the tape will not advance. If your unit does not have remote control, do not place the unit in Record mode until just before pressing (CR) while entering the save command shown below including the carriage return, before placing the unit in Play Mode.

| YOU KEY IN | DISPLAY SHOWS | |
|--------------------------------|---------------|---|
| (SAV 2) 3 (-) 200 (-) 210 (CR) | | Save locations 0200 to 0210 in a record with 1D=03, in HIGH-SPEED |
| | | format. |

When recording starts the display will go blank. When recording is completed the display will re-light. All this should take approximately eight seconds. If your unit does not have remote control, stop the tape manually after the display re-lights.

Now rewind the tape to the starting point. If your unit has remote control, you will have to pull out the Remote jack from the recorder or keep your finger on the RST key.

To destroy the program stored in RAM, turn off system power, then turn it on again.

Log back onto the computer by pressing (CR), then place the cassette unit in Play mode if it is equipped with remote control. If you are operating the controls manually, you should first enter the load command shown below.

| YOU KEY IN | DISPLAY SHOWS | EXPLANATIO | <u>N</u> | | |
|---------------|---------------|-------------------------|----------|--------|------|
| (LD 2) 3 (CR) | L3 | HIGH-SPEED into memory. | tape | record | with |

This command directs the SYM-1 to search for the tape record with ID=03. While the SYM-1 is searching, an "S" will be displayed. When reading begins, the AUDIO indicator LED will glow and the display should go blank. When the specified record has been loaded into memory the display will re-light.

If you are operating the controls manually, turn the recorder OFF. Under remote control, the motor will stop automatically.

Now follow the instructions in Section 3.7 for executing the program. The result of the addition, C6 (Hex), should appear on the display. If the "S" did not disappear when reading in the program, or if the cassette otherwise did not respond as described above, check all wiring connections, verify the settings of the volume and tone controls and repeat the recording and playback procedures, making sure that each step is performed correctly. If after rechecking connections and repeating the procedure you are still unsuccessful, refer to Appendix A.

3.10 ATTACHING A TTY

To enable you to add a hard copy output device to your system, SYM-1 interfaces to a TTY terminal. Since the Teletype Model 33ASR is widely used and easily obtained, it will be used in the procedures and diagrams in this section. To interface other terminals, use the information given in this section as a general guide and consult the terminal instruction manual for different wiring and connection options.

Your TTY should be set for 20 mA current-loop operation. If it is not, follow the manufacturer's instructions for establishing this configuration. In addition, check to make sure that your TTY is set up to operate in full-duplex mode. You need not concern yourself with the TTY data transmission rate. SYM-1 assumes 110 bits-persecond (baud) for TTY terminals.


Just like an audio cassette recorder, a TTY may be attached to either the Applications (A) connector or using a DB25 (see section 3.12), to the Terminal (T) connector connection (See Figure 3-1). Figure 3-5A shows how the edge connector should be wired if the TTY will be attached to the "A" connector. Figure 3-5B shows the proper connections if it will be attached to the "T" connector. Wire the edge connector as appropriate for your application, then slide it into position. To "log on" to the terminal enter the following command at the on-board keyboard (not on the TTY keyboard).

| YOU KEY IN | DISPLAY SHOWS | EXPLANATION | |
|--|----------------|-------------------------------------|--|
| (RESET) (CR) (SHIFT) (JUMP) 1 (CR) | SY1.0 blank | Log-on to keyboard Log-on to TTY | |

The TTY should respond with a carriage return and the TTY prompt character, a period. If it does not, turn off the power and re-check your connections, then power-up again.

3.11 TERMINAL EXERCISE

After the TTY prints the prompting character (".") as shown on the first line of the chart below, perform the rest of the steps listed to become acquainted with TTY operation. You will be entering a portion of the program presented in Section 3.7.






Figure 3-5. TTY I/O CONNECTIONS

| YOU KEY IN | TTY PRINTS | EXPLANATION |
|----------------|------------------------|--|
| M 200 (RETURN) | .M 200 0200,**, | Prompt Display contents of location 0200 |
| CI | 0200,**,C1 0201,**, | Store C1 (Hex) in 0200, display 0201 |
| 05 | 0201,**,05 | Store 05 (Hex) in 0201, display 0202 |
| (RETURN) | 0202 ,** , | Return to monitor |

3.12 ATTACHING A CRT

SYM-1 is equipped with an RS-232 interface to facilitate the use of such RS-232 devices as a full-ASCII keyboard and CRT display. Figure 3-6 shows how the proper DB25 connector, which may be easily obtained from an electronics supply house or computer hobby store, should be wired. The location of the interface on the SYM-1 board is show in Figure 3-1. Some older units may need to be wired differently. Refer to the section on jumper options in Chapter 4.

3.13 CRT EXERCISE

Operating a CRT terminal is very similar to operating a TTY. Names of keys and their functions may vary slightly depending on the device, so you should consult your CRT operating manual to find which keys correspond to the TTY keys used in the exercise in section 3.11. SYM-1 automatically adjusts to data transmission rates of 110, 300, 600, 1200, 2400, or 4800 baud for CRT operation. To set the baud rate, enter a "Q" on the CRT keyboard after powering-up (do not press any on-board keys). The CRT should respond with a ".", the terminal prompt character. Now repeat the exercise in Section 3.11 using the CRT keyboard.

In this chapter you have made your SYM-1 operational and learned how to attach several peripheral devices to the system. Let's move on to Chapter 4 and examine in detail the various features of SYM-1 hardware and software.

CRT I/O CONNECTIONS




Figure 3-6. CRT I/O CONNECTIONS

CHAPTER 4

SYM-1 SYSTEM OVERVIEW

This chapter will describe your SYM-1 microcomputer system's hardware and software in sufficient detail to allow you to understand its theory of operation. Each Integrated Circuit (IC) component on the SYM-1 board is discussed and related to a functional block diagram. Each functional module is then discussed schematically and the I/O connectors are described. The system memory is then covered and the software is discussed briefly. Detailed data on the software itself is found in Chapter 5 of this manual.

4.1 HARDWARE DESCRIPTION

The SYM-1 microcomputer consists primarily of a 6502 CPU, one or more 6522 Versatile Interface Adapters (VIA), a 6532 Memory and I/O Controller and two types of memory involving any combination of several different components. Because of the flexibility of the memory structure, it is discussed in a separate section (4.2, below).


In any microcomputer system, all the components work together functionally as well as being physically interconnected. These connections are illustrated in Figure 4-1, a block diagram of the SYM-1 microcomputer system.

4.1.1 6502 CPU Description

The Central Processing Unit (CPU) of the SYM-1 microcomputer system is the 6502 microprocessor which is designed around a basic two-bus architecture--one full 16-bit address bus and an eight-bit data bus. Two types of interrupts are also available on the processor. Packaged in a 40-pin dual-in-line package, the 6502 offers a built-in oscillator and clock drivers. Additionally, the 6502 provides a synchronization signal which indicates when the processor is fetching an instruction (operation code) from program memory.

During the following discussion of the 6502, you should refer to the Data Sheets in this manual, which describe the pin connections for all three of the major types of devices present on the SYM-1 microprocessor system.

4.1.1.1 Bus Structure. The 6502 CPU is organized around two main busses, each of which consists of a separate set of parallel paths which can be used to transfer binary information between the components and devices in the SYM-1 system. The address bus transfers the address generated by the processor to the address inputs of the peripheral interface and memory devices (i.e., the 6522 and 6532 components). Note that in the Data Sheet for the 6502, the address lines originate at pins 9-20 and 22-25 of the 6502 CPU. These address lines go to pins 2-17 on the 6522 and/or to pins 2, 5-8, 10-15 and 34-40 on the 6532. Since the processor is almost always the only source of address generation in a system, an address bus is generally referred to as "unidirectional." That is the case with the SYM-1 microcomputer system. Since the address bus consists of 16 lines, the processor may read and write to a total of 65,536 bytes of storage (i.e., program memory words, RAM words, stack, I/O devices and other information), a condition which is normally referred to as a "64K memory capacity."



4-1. FUNCTIONAL BLOCK DIAGRAM

The other bus in the 6502 processor is called the data bus. It is an eight-bit bidirectional data path between the processor and the memory and interface devices. When data is moved from the processor to a memory location, the system performs a write; when the data is traveling from memory to the CPU, a read is being performed. Pins 26-33 on the 6502, 6522 and 6532 devices are all data lines connected to the data bus. The direction of the transfer of data between these pin connectors is determined by the output of the Read/Write (R/W, Pin 34) of the 6502. This line enables a write memory when it is "low" (when its voltage is below 0.4 VDC). Write is disabled and all data transfers will take place from memory to the CPU if the level is high (greater than 2.4 VDC).

One of the important aspects of the 6502 CPU is that it has two interrupt input lines available, Interrupt Request (labeled \overline{IRQ} in the Data Sheet) and a Non-Maskable Interrupt (labelled \overline{NMI}).

Interrupt handling is one of the key aspects of microprocessor system design. Although the idea of interrupt handling is fairly simple, a complicating factor is the necessity for the processor to be able to handle multiple interrupts in order of priority (usually determined by the programmer) and not "losing track" of any of them in the process. These are concepts which you as a programmer-user of the SYM-1 will be concerned with only in advanced applications. The handling of user-generated interrupts is discussed elsewhere in this manual. If you do have occasion to alter pre-determined interrupt handling, it will be helpful for you to understand how the process works for the two types of interrupts in the 6502.

There are two main differences between the \overline{IRQ} and \overline{NMI} signals and their handling. First, \overline{IRQ} will interrupt the CPU only if a specific flag—the Interrupt Disable Flag (I)—in the system's Processor Status Register is cleared, i.e., zero. If this flag is "set"—i.e., one—the \overline{IRQ} is disabled until the flag is cleared. But an \overline{NMI} request (as its name implies) always causes an interrupt, regardless of the status of the I-flag. The other main difference between the two types of interrupts is that the \overline{IRQ} interrupt is "level sensitive." Any time the signal is less than 0.4 VDC and the Interrupt Disable flag is cleared, an interrupt will take place. In the case of \overline{NMI} , the interrupt is said to be "edge-sensitive" because it is dependent on a sequence of timing events. This interrupt will occur only if the signal goes "high" (i.e., exceeds 2.4 VDC) and then goes back to ground (less than 0.4 VDC). The interrupt occurs on the negative-going transition past 0.4 V.

The Data Sheet contains a summary of the 40 pins on the 6502 CPU and their function. Note that three of the pins--5, 35 and 36--are not connected on the 6502.

4.1.1.2 <u>Summary.</u> The 6502 CPU is a versatile processor. It was selected for your SYM-1 microprocessor system because of its overall functional characteristics, which facilitate its use in a wide variety of applications. Its role in the SYM-1 system will become clearer when we discuss programming and software in Section 4.3 and in Chapters 5 and 6.

4.1.2 6522 Description

The SY6522 Versatile Interface Adapter (VIA) is a highly flexible component used on the SYM-1 module to handle peripheral interfaces. Two of these devices are standard components on your SYM-1; a third may be added merely by plugging it into the socket (U28) provided. Control of the peripheral devices is handled primarily through the two eight-bit bi-directional ports. Each line of these ports can be programmed to act as

either an input or an output. Also, several of the peripheral I/O lines can be controlled directly from the two very powerful interval timers integrated into the chip. This results in the capability to 1) generate programmable frequencies, 2) count externally generated pulses, and 3) to time and monitor real time events.

A description of the pin designations on the SY6522 is contained in the Data Sheet enclosed with your SYM-1. It should be used in following the discussion of the operation of the component in the SYM-1 module which follows. The Memory Map of the SYM-1 module (Figure 4-10) will also be helpful during this discussion.

4.1.2.1 Processor Interface. Data transfers between the SY6522 and the CPU (6502) take place over the eight-bit data bus (DB0-DB7) only while the Phase Two Clock (\$\mathcal{D}2\$) is high and the chip is selected (i.e., when CS1 is high and \overline{CS2} is low). The direction of these data transfers is controlled by the Read/Write line (R/W). When this line is low, data will be transferred out of the processor into the selected 6522 register; when R/W is high and the chip is selected, data will be transferred out of the SY6522. The former operation is described as the write operation, the latter the read operation.

Four Register Select lines (RSO-RS3) are connected to the processor's address bus to allow the processor to select the internal SY6522 register which is to be accessed. There are 16 possible combinations of these four bits and each combination accesses a specific register. Because of the fact that the SY6522 is a programmable-addressable device, these RS line settings, in combination with the basic device address, form the specific register address shown in the 6522 Data Sheet.

Two other lines are used in the SY6522 interface to the 6502 processor. The Reset line (\overline{RES}) clears all internal registers to a logical zero state (except T1, T2 and SR), placing all peripheral lines in the input state. It also disables the timers, shift register and other on-chip functions and disables interrupting from the chip. The Interrupt Request line (\overline{IRQ}) generates a potential interrupt to the CPU when an internal interrupt flag is set and a corresponding interrupt enable bit is set to a logical "1." The resulting output signal is then "wire or'ed" with other similar signals in the system to determine when and whether to interrupt the processor.

4.1.2.2 Peripheral Interface. As we mentioned earlier, peripheral interface is handled largely over two eight-bit ports, with each of the 16 lines individually programmable to act as an input or output line. Port A consists of lines PAO-PA7 and Port B of lines PBO-PB7.

Three registers are used to access each of the eight-bit peripheral ports. Each port has a Data Direction Register (DDRA and DDRB), which is used in specifying whether the pins are to act as inputs or outputs. If a particular bit in the Data Direction Register is set to zero, the corresponding peripheral pin is acting as an input; if it is set to "1," the pin acts as an output point.

Each of the 16 peripheral pins is also controlled by a bit in the output register (ORA and ORB) and a similar bit in the Input Register (IRA and IRB). When the pin is programmed to act as an output, the voltage on the pin is controlled by the corresponding bit in the Output Register. A "1" in the appropriate Output Register causes the pin to go "high" (2.4 VDC or higher), and a zero causes it to go "low (0.4 VDC or lower).

Functionally, reading a peripheral port causes the contents of the appropriate Input Register to be transferred to the Data Bus.

The SY6522 has a number of sophisticated features which allow very positive control of data transfers between the processor and peripheral devices through the operation of "handshake" lines which involve the use of Peripheral Control Lines (CA1-CA2 and CB1-CB2). These operations are beyond the scope of this manual; if you are interested in further information, you should consult the data sheet enclosed.

4.1.3 6532 Description

Like the SY6522 described above, the SY6532 is used on the SYM-1 module to control peripheral interface. Only one SY6532 is furnished with your SYM-1 and no others are provided for.

From an operational standpoint, the SY6532 is quite similar to the SY6522. One key difference, particularly on your SYM-1 module, is the presence of a 128-byte x 8-bit RAM within the SY6532. This is the location referred to as "System RAM" in discussions of the software operation and in the Memory Map (Figure 4-10).

A description of the pin designations on the SY6532 is included in the enclosed Data Sheet. You will notice that, like the SY6522, the SY6532 contains 16 peripheral I/O pins divided into two eight-bit ports (lines PA0-PA7 and PB0-PB7). Each of these pins can be individually programmed to function in input or output mode. $\overline{\text{IRQ}}$ on the SYM-1 SY6532 is not connected.

The Address lines (A0-A6) are used with the RAM Select (\overline{RS}) line and the Chip Select lines (CS1 and $\overline{CS2}$) to address the SY6532. It is in this addressing that the SY6532 differs somewhat from the SY6522's on your $\overline{SYM-1}$ module. To address the 128-byte RAM on the SY6532, CS1 must be high and $\overline{CS2}$ and \overline{RS} must both be low. To address the I/O lines and the self-contained interval timer, $\overline{CS1}$ and \overline{RS} must be high and $\overline{CS2}$ must be low. In other words, CS1 is high and $\overline{CS2}$ is low to address the chip; \overline{RS} is used to differentiate between addressing RAM and the I/O Interval Timer functions. Distinguishing between I/O lines and the Interval Timer is the function of Address Line 2 (A2), which is high to address the timer and low to address the I/O section. Again, the Memory Map in Figure 4-10 clarifies these operations since they are largely software-directed and address-dependent.

4.1.4 Functional Schematics

Understanding the electrical interfaces among the various components may be of some interest to you as you use and expand your SYM-1 microcomputer. The figures on the following pages include segmented schematics, where each figure provides an electronic overview of the interface between the CPU and its related component devices and peripherals.

Table 4-1 describes the contents of each figure in this group of schematic segments.

Table 4-1. INDEX OF SCHEMATIC SEGMENTS FIGURES 4-2 TO 4-9

| Figure | Function/Segment Diagrammed |
|--------|-------------------------------|
| 4-2 | TTY and CRT Interface |
| 4-3 | Audio Cassette Interface |
| 4_4 | Audio Cassette Remote Control |
| 4-5 | I/O Buffer |
| 4-6 | Keyboard/Display |
| 4-7 | Control Section |
| 4-8 | Memory Section |
| 4-9 | Oscilloscope Output Driver |

Table 4-2 provides, in summary form, a list of the connector points on the four SYM-1 connectors. This allows you to determine pin and connector configurations for various application options.

Table 4-2. CONNECTOR POINTS AND THEIR FUNCTIONS IN VIM-1

9 10 11 12 13 14 15 16 17 18 19 20 21 22 Component Side K L M N P R S T U V W X Y Z Solder Side 1 2 3 4 5 6 7 8 A B C D E F H J Key:

| 8 | | | ^ | | · — | · ~ | 9 | 4 | 7 | 0 | 9 | 7 | _ | PE | n | _ | 7 | 0 | - | 7 | 7 | 9 | |
|----------------------------|--------|-----------|------|------------|------|------------|-----------|------------|----------|-------------|-----------------|------------|----------------|------------|-------------|----------|-----------|-------|---------|-------------|------|-------------|--|
| ₹ | γ 2 | ďΛ | /d < | . /d | : C | | PF | 2 PE | PE 2 | PE 2 | 2 P/ | 2 P/ | C C | SCO | 3 PB | 3 PB | P. ₽ | P. P. | PA | PA | PB | PB | |
| Į į | • | · | • | | | | | , , | • | ` ' | • | • | ••• | • | , | ,,, | 111 | ,,, | ,,, | **1 | (*) | (*) | |
| AUXILIARY APPLICATION (AA) | < | <u>-c</u> | C | | ш | ĹŢ. | Ξ | Г | ¥ | _ | Σ | z | Д | 2 | S | H | \supset | > | ≽ | × | > | 7 | |
| PPL | | | | | | | | | | | | | | | | | | | | | (B) | (B) | |
| ∀ | _ | | - | 2 | 3. | 2 / | 5 5 | 3 | | / / | 5 | 13 | S | ~ | 7 | 0 | 9 1 | 3 | 7 7 | 5 1 | | | |
| IAR | SNI | Z >- | 2 P/ | C Z | C | 2 PE | 2 PE | 2 PE | PE PE | 2 P/ | 2 P/ | 2 P/ | 8 | S. | 3 PB 2 | 3 品 | 3 P/ | 3 P/ | 3 P/ | } P | E PB | E BB | |
| XIL | | | | | | • | | • | • | • | • | • | | | • • | | ••• | *** | , | **, | *** | (*) | |
| ΑŪ | - | 7 | 3 | 4 | 5 | 9 | / | ∞ | 6 | 10 | Π | 12 | 13 | † I | 15 | 91 | 17 | 18 | 19 | 20 | 21 | 22 | |
| | | | | | | | | | | | 2 | | \overline{a} | £ | | <u> </u> | | | | | | | |
| | | | | | • | | | | | | | | H | Z | TTY PTR (+) | ZIX | 3 | ~ | (7 | 7 | () | _ | |
| | | | | | | | | | | п | Out | Ξ | OE | CB. F | TR | (B) | TR | × | Z (| × | 7, | ROW | |
| | > | | | | 10.5 | | <u>14</u> | le s | | oibi | oibi | Z | oibi | <u>×</u> | Y. | × | Υ. | S RC | S | S RC | S | RC | |
| | + | C | 6 | 8 | 18 | 12 | 4 | Ľ | <u> </u> | Ψ | Ψ | æ | ¥ | T | I | T | II | X | X | X | X | X | |
| APPLICATION (A) | 4 | · ~ | () | | 111 | [7 | T | _ | · · | | _ | 7 | ^ | ~ | S | | _ | | > | | | | |
| Į O | | | Ŭ | | | _ | _ | • , | - | _ | ~ | _ | | щ | σ, | | | | | <u>ш</u> | | | |
| C. | | | | | | | | | | | | | | | | | ROW | | | | 7,7 | , | |
| PPL | GND | PA3 | PA2 | AI | PA4 | 2A5 | APA6 | A7 | ∂B0 | Ъ В1 | ² B2 | ъВ3 | 3B 4 | A 0 | APB7 | APB5 | S R | ŏ | ŏ | COL | ပ | i S S | |
| ~ | G | V | A | Ā | ₹ | ₹ | ₹ | ₹ | ₹ | ₹ | ₹ | F | A | A | A | A | Z | 쪼 | 쪼 | 꿏 | 꿏 | 포 | |
| | _ | 7 | ~ | . + | 2 | vo. | _ | ~ | • | 9 | = | 7 | 2 | † 1 | 15 | 9 | | ∞ | 6 | ဝ္လ | Ξ. | 2 | |
| | | | | _ | • | Ī | | ~ | • | | | | | | , | | | | _ | (1 | 14 | (7 | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | FEST | | ≽ | |
| | _ | _ | ~ | ~ | - | | | | ~~ | _ | 0 | - | 7 | w | 7 | 5 | | | _ | | | J-R/ | |
| | AB(| AB | AB | AB | AB4 | AB | AB6 | AB7 | AB8 | AB9 | ABI | AB1 | ABI | ABI | AB14 | ABI | 23 | | R∕ ¥ | Y K | B | Ran | |
| EXPANSION (E) | | | | | | | | | | | | | | | | | | | | · | | | |
| NOIS | A | 8 | ပ | Ω | Ш | щ | Ξ | J | × | _ | Σ | Z | Д | 2 | S | H | \supset | > | ≽ | × | > | 17 | |
| AN | | | | | | | | | | | | | | | | | \exists | | | | | | |
| EXF | SYNC | >- | | | | | | | | | | | ٠. | | _ | | Ž. | ~ | sed | sed | | _ | |
| | SYI | RD. | ಷ | IRQ | RO | ΝZ | RE | DB/ | DB6 | DB5 | DB4 | DB3 | DBZ | DBI | | <u>8</u> | | POF | Chu | | +5 | Z Z | |
| | | ٠. | | | | | | | _ | | | | | | | | | | | | | | |
| | | 7 | n | 7 | ~ | 9 | _ | ∞ (| ر د | 2 | | | | 14 | 7 | 9! | 1 | × : | 19 | 50 | 77 | 22 | |
| | | | | | | | | | | | | 4- | 7 | | | | | | | | | | |

(1) Jumper option(B) Buffered

(B)

TABLE 4-2. CONNECTOR POINTS AND THEIR FUNCTIONS IN SYM-1 (Continued)

| 2 | POWER (P) | | | TERMINAL (T) | KEY | KEYBOARD (K) |
|-------|------------|----------------|-----|---------------------|-----|--------------|
| +5V | V | +VP (optional) | _ | GND | П | +5V |
| CND | ď | GND | 7 | RS-232 IN | 2 | +5V |
| +5V | O | +5V | m | RS-232 OUT | m | +5V |
| CNC |) <u>C</u> | GND | 7 | ÜZ | 4 | +5V |
| 154 | ш | -VN (optional) | 5 | 45V | 5 | +VP |
| N. C. | Ц | GND | . 9 | +5V | 9 | +VP |
| j | • | <u> </u> | 7 | GND | 7 | NA- |
| | | | ∞ | +5V | ∞ | N^- |
| | | | 6 | TTY Keypoard IN + | 6 | GND |
| | | | 10 | TTY Keyboard IN - | 10 | GND |
| | | | = | TTY Printer OUT - | Ξ | GND |
| | | | 12 | TTY Printer OUT + | 12 | GND |
| | | | 13 | S.C. | 13 | RS-232 IN |
| | | | 14 | Audio Remote NPN HI | 14 | RS-232 OU1 |
| | | | 15 | Audio Remote NPN LO | | |
| | | | 16 | Audio Remote PNP LO | | |
| | | | 17 | Audio Remote PNP HI | | |
| | | | 18 | Audio IN | | |
| | | | 19 | Audio GND | | |
| | | | 20 | Z.O. | | |
| | | | 21 | Audio Out (HI) | | |
| | | | 22 | .O. | | |
| | | | 23 | Audio Out (LO) | | |
| | | | 74 | N.C. | | |
| | | | 25 | Audio GND | | |




Figure 4-2. TTY/CRT INTERFACE SCHEMATIC




Figure 4-3. AUDIO CASSETTE INTERFACE SCHEMATIC





Figure 4-4. AUDIO CASSETTE REMOTE CONTROL

I/O BUFFERS






Figure 4-5. I/O BUFFERS SCHEMATIC




Figure 4-5a. I/O BUFFERS, PC LAYOUT BLOW-UP

Figure 4-6. KEYBOARD/DISPLAY SCHEMATIC






Figure 4-7. CONTROL SECTION SCHEMATIC



OSCILLOSCOPE OUTPUT DRIVER






Figure 4-9. OSCILLOSCOPE OUTPUT DRIVER SCHEMATIC

4.2 MEMORY ALLOCATION

This section describes the standard memory allocation in your SYM-1 microcomputer system. It makes extensive use of the detailed Memory Map contained in Figure 4-10. Also described in this section is the technique by which ROM and RAM addressing and usage may be altered by using an array of on-board jumpers which allow you to modify and expand your SYM-1 memory. Expanding RAM memory using off-board components is taken up briefly in Section 4.2.3, although a detailed discussion of this is reserved for Chapter 8, "System Expansion".

4.2.1 Standard Memory Allocation

Figure 4-10 is a map of the standard memory allocation in your SYM-1 microcomputer. Provided with your system are 1K of on-board RAM, extending from location 0000 to 03FF in the Memory Map. Note that the top-most eight bytes (locations 00F8 to 00FF) in Page Zero of this 1K block are reserved for use by the system and should not be used by your programs. The remainder of Page Zero is largely similar to the rest of the RAM provided, but it also has some special significance for addressing which will become clearer in Section 4.3. Locations 0100-01FF in the 1K memory block furnished with your system are reserved for stack usage. Your programs may use this area, but you should use it for normal stack operations incidental to operating your programs. Locations 01FF-03FF are general-use RAM for your program and data storage.

In addition to the 1K of on-board RAM furnished with your system, sockets are provided for 3K of plug-in RAM, allowing you to have 4K of on-board RAM memory. These sockets occupy memory locations 0400-0FFF.

The SUPERMON monitor resides in ROM at memory locations 8000-8FFF. (As you know, the SY6502 CPU addresses all memory and I/O identically, so that it is immaterial whether a specific address location is occupied by RAM, ROM or I/O devices.) The next 4K block, from 9000-9FFF, is reserved for future expasion of SUPERMON, although you may use those locations if you wish to do so, provided you remember that if you should obtain an expanded SUPERMON system in the future these addresses may be used.

Extending from A000-AFFF are the I/O devices on your SYM-1 module. As we have previously said, each port on the SY6522/SY6532 devices in SYM-1 is an addressable location. Sheets 2-6 of Figure 4-10 provide you with a detailed Memory Map breakdown of how these devices are addressed. Note that within the SY6532 is a 128 byte segment (locations A600-A7FF). This is the RAM which is resident on the SY6532 used by SYM-1 as System RAM. Sheet 4 of Figure 4-10 describes each memory location within System RAM in detail; you will need this data if you wish to make use of the capability of the system for modifications to SUPERMON. These modifications may include creating your own commands (as described in Chapter 5) which may be entered as if they were Monitor commands. Other such modifications making use of System RAM locations are described in Chapter 9 of this manual.

Memory locations B000-FF80 may be used by your programs, provided of course you have expanded memory to fill those address locations (see Chapter 8). Note, however, that if you plan to obtain the Synertek Systems 8K BASIC module at some later date, that module will occupy locations C000-DFFF. You should plan your applications programs accordingly. Locations FF80-FFFF are reserved for special use by the system, and should not be used in any of your applications code.




Figure 4-10. STANDARD MEMORY MAP, SYM-1




Figure 4-10 (Cont'd). MEMORY MAP FOR SY6522 VIA #1 (DEVICE U25)




Figure 4-10 (Cont'd). MEMORY MAP FOR SY6532 (DEVICE U27)

| SYMBOL | ADDRESS | DEFAULT VALUE | COMMENTS |
|-----------------------------------|--|--|--|
| IRQVEC | A67F A67E | 80 0F | IRQ Vector |
| RSTVEC | A67D A67C | 8B 4A | RESET Vector |
| NMIVEC | A67B A67A | 80 9B | NMI Vector |
| UIRQVC | A679 A678 | 80 29 | User IRQ Vector |
| UBRKVC | A677 A676 | 80 4A | User Break Vector |
| TRCVEC | A675 A674 | 80 C0 | Trace Vector |
| EXEVEC | A673 A672 | 88 7E | 'Execute' Vector |
| SCNVEC | A671 A670 A66F | 89 06 4C | Display Scan Vector |
| URCVEC | A66E A66D A66C | 81 D1 4C | Unrecognized Command Vector |
| | A66B A66A A669 | 00 00 00 | Not Used |
| INSVEC | A668 A667 A666 | 89 6A 4C | In Status Vector |
| OUTVEC | A665 A664 A663 | 89 00 4C | Output Vector |
| INVEC | A662 A661 A660 | 89 BE 4C | Input Vector |
| YR XR AR | A65F A65E A65D A65C | 00 00 00 | User Registers |
| FR SR PCHR | A65B A65A | FF 8B | Oser Registers |
| PCLR MAXRC LSTCOM TV KSHFL TOUTFL | A659 A658 A657 A656 A655 A654 | 4A 10 00 00 00 00 B0 | Max. No. Bytes/Record, Paper Tape (Note 6) Last Monitor Command Trace Velocity (Note 5) Hex Keyboard Shift Flag In/Out Enable Flags (Note 4) |

Figure 4-10. SYSTEM RAM MEMORY MAP, SY6532

| SYMBOL | ADDRESS DEFAULT VALUE | COMMENTS |
|--|---|---|
| TECHO ERCNT SDBYT PADBIT PIH | A653 80 A652 00 A651 4C A650 01 A64F 00 | Terminal Echo (Note 3) Error Count (Note 2) Baud Rate (Note 1) Number of Padbits on Carriage Return |
| P1L P2H P2L P3H P3L | A64E 00 A64D 00 A64C 00 A64B 00 A64A 00 | 16-Bit Parameters |
| PARNR | A649 00 A648 00 A647 00 | No. of Parameters Entered Not Used |
| RDIG DISBUF | A646 00 A645 3F A644 86 | Right-most Digit |
| | A643 6E A642 6D A641 00 A640 00 | Display Buffer |
| SCRF | A63F 00 | Monitor Scratch Locations SCR0-SCRF |
| SCR0 JTABLE | A630 00 A62F D0 A62E 00 | User Socket P3 (Jump Entry No. 7) |
| | A62D C8 A62C 00 A62B 03 | User Socket P2 (Jump Entry No. 6) 0300 (Jump Entry 5) |
| | A62A 00 A629 02 A628 00 | 0200 (Jump Entry 4) |
| | A627 00 A626 00 A625 8B | 0000 (Jump Entry 3) NEWDEV (Jump Entry 2) (Note 7) |
| | A624 64 A623 8B A622 A7 | TTY (Jump Entry 1) |
| SCPBUF | A621 C0 A620 00 A61F | BASIC (Jump Entry 0) |
| 301 501 | A600 | Scope Buffer, No Defaults (32 locations) |

Figure 4-10. SYSTEM RAM MEMORY MAP, SY6532 (Continued)

NOTES - SYSTEM RAM

| | | BAUD | SDBYT | |
|----|------------|-------------|--|--|
| 1. | BAUD RATE- | 110 | D5 | |
| | | 300 | 4C | |
| | | 600 | 24 | |
| | | 1200 | 10 | |
| | | 2400 | 06 | |
| | | 4800 | 01 | |
| 2. | ERCNT - | Used by LD | P, FILL, B MOV | |
| | | | rtes which failed to checksums up to \$ | |
| 3. | TECHO - | bit 7 - ECF | HO/NO ECHO | |
| | i j | bit 6 - OUT | TPUT/NO OUTPUT | This bit is toggled everytime a control O (ASCII 0F) is encountered in the input stream. |

4. TOUTFL - bit 7 = enable CRT IN
bit 6 = enable TTY IN
bit 5 = enable TTY OUT
bit 4 = enable CRT OUT

5. TV - TRACE VELOCITY

00 = SINGLE STEP

non-zero - PRINT PROGRAM COUNTER AND ACCUMU-LATOR THEN PAUSE AND RESUME

PAUSE DEPENDS ON TV (TRY TV = 09)

- 6. USER PC DEFAULT = 8B4A = RESET
- 7. NEW DEV TO CHANGE BAUD RATE ON RS-232 INTERFACE.

Figure 4-10. SYSTEM RAM MEMORY MAP, SY6532 (Continued)




Figure 4-10. MEMORY MAP FOR SY6522 VIA #2 (DEVICE U28-USER SUPPLIED) (Continued)




Figure 4-10. MEMORY MAP FOR SY6522 VIA #3 (DEVICE U29) (Continued)

4.2.2 Address Decoding Jumper Options

Four sockets (labeled P0-P3 on the board) for ROM PROM or EPROM are provided with your SYM-1. Each socket may contain any of four different types of Read-Only Memory devices, up to a total of 24K. The four acceptable devices are the SY2716, the SY2316B, the SY2332 and the SY2364. Each device is slightly different, but they are all read-only memories. They may appear in any combination on a SYM-1 microcomputer system, provided their total capacity does not exceed 24K. But since the devices have different memory capacities, it is necessary to alter normal addressing to accompdate the specific devices selected.

To serve this purpose, we have provided a set of jumpers, located just to the left of the center of the board and directly under the two 74LS145's. The schematic in Figure 4-11 illustrates each useful jumper combination and Table 4-3 outlines them in greater detail. (Note that Table 4-3 contains other jumpers available on the SYM-1, not all of which pertain to memory use.) The broken lines in Figure 4-11 indicate the jumpers installed at the factory. Note, for example, that the first PROM socket, labeled PO (device U20) is associated with the address group beginning with 8000. (It it were necessary to change this configuration, you would remove the connection from Pin 1 of the lower address decoder (74LS145) to jumper connection 7-J so that it becomes associated with a jumper combination which addresses the device you wish to address. Table 4-3a will assist you in configuring your selection of ROM correctly.

Near the bottom of the board below the speaker unit are four jumpers labeled JJ, KK, LL and MM. These enable Write Protection on the RAM in the four IK blocks available on the board. Jumper 45-MM is factory-installed, enabling Write Protection on System RAM (the 128-byte block in the SY6532). As you add RAM later, or to Write Protect any of the on-board RAM aside from System RAM, you must connect the appropriate jumpers to enable the Write Protect function on the desired memory locations. RAM may be enabled for Write Protect in IK blocks.

These jumpers offer you flexibility to adapt the SYM-1 board to your particular application. The jumpers will give you the ability to do the following:

- Use 2K, 4K, or 8K byte ROM or PROM in each 24 pin socket.
- Complete flexibility in selecting user PROM addressing.
- Ability to auto power-on to any of the ROM/PROM sockets.
- Write protect expansion RAM.

4.2.3 Off-Board Expandability

SYM-1 is expandable, on-board, up to 24K bytes of EPROM/ROM memory and 4K bytes of RAM, with 8K bytes of address space allocated to the on-board I/O devices. Further expansion of any combination of ROM, PROM, RAM or I/O can be implemented by using SYM's "E" (Expansion) connector to attach an auxiliary board containing the additional devices. Total expandability is limited only by the amount of addressing capability of the SY6502 CPU, i.e., 64K bytes.

Detailed instructions for implementing off-board expansion are contained in Chapter 8, "System Expansion."

4.2.4 I/O Buffers

Your SYM-1 board comes to you equipped with four specially configured I/O buffer circuits. (See Figure 4-5.) The circuit configuration and PC Board layout allow the user to configure these buffers in many ways.




Figure 4-11. MEMORY ADDRESS DECODING JUMPER OPTIONS

Table 4-3. SYM-1 JUMPERS

| JUMPER LETTER | POSITION NUMBER | DESCRIPTION |
|----------------------|-------------------------------------|---|
| A,B,C,D E,F,G,H | 1,2,3 4,5,6 | PROM/ROM Device Select (See Table 4-3a) |
| J,K,L,M | 7,8,9,10,11,12 13,14,15,16,17,18 | ADDRESS SELECT (See Table 4-3b) |
| N | 19 (1) 20 | Auto Power-On to U20 (2) Disable Auto Power-On to U20 |
| Р | 19 (1) 20 | Auto Power-On to U21 (2) Disable Auto Power-On to U21 |
| R | 19 (1) 20 | Auto Power-On to U22 (2) Disable Auto Power-On to U22 |
| S | 19 (1) 20 | Auto Power-On to U23 (2) Disable Auto Power-On to U23 |
| T U | 21 22 | Enables Monitor RAM at A0xx (3) Enables Monitor RAM at F8xx (3) |
| V | 23 | RCN-1 to connector A-N |
| W X | 24 25 | Enables Software Debug ON Enables Software Debug OFF |
| Y | 26 | DBOUT to connector E-17 |
| BB CC | 31 32 | Connects TTY IN to PB6 @A402 Connects CRT IN to PB7 @A402 |
| DD | 33 34 | To run TTY @ +5V and GND To run TTY @ +5V and -Vn (4) |
| EE | 35 36 | To run TTY @ +5V and -Vn (4) To run TTY @ +5V and GND |
| FF | 37 38 | To run TTY @ +5V and GND To run TTY @ +5V and -Vn (4) |
| GG | 39 40 | To run RS232 @+5V and GND To run RS232 @+5V and -Vn (5) |
| нн | 41 | Decode line $\overline{18}$ to connector A-K |
| JJ KK LL MM | 42 43 44 45 | Enable software write protect 3K block Enable software write protect 2K block Enable software write protect 1K block Enable software write protect monitor RAM |

Table 4-3. SYM-1 JUMPERS (Continued)

NOTES

- Only one socket (U20, U21, U22, U23) should be jumpered to position 19 at one time. The remaining three sockets should be jumpered to position 20.
- 2 See software consideration of auto power-on in Chapter 9.
- 3 One or both can be connected at the same time.
- These positions require a recommended -9V to -15V supply applied to the power connector pin E. R107 should be adjusted (removed and replaced) for your proper current loop requirements.

Example: (for 60ma current loops and Vn = -10V)

b. R107 =
$$\frac{\text{Vn } -5\text{V}}{\text{I}} = \frac{(10 -5)}{60 \text{ ma}} = 100$$

R107 = 300x (as installed) for 20 ma current loop and Vn=-10V


For RS232 devices using other than LM1489 or equivalent input receivers (i.e., probably terminals older than ten years) then GG should be strapped to 40 and a -9V to -15V supply applied to the power connector pin E.

Table 4-3a. SYM-I PROM/ROM DEVICE SELECT

| SOCKET LOCATION | SOCKET NAME | MEMORY DEVICE | JUMPER LETTER | POSITION NUMBER |
|--------------------|----------------|------------------|------------------|--------------------|
| U20 | P0 | 2716 | A E | 2 or 3 5 or 6 |
| U20 | РО | 2316 | A E | 2 or 3 2 or 3 |
| U 20 | РО | 2332 | A E | 1 2 or 3 |
| U 20 | РО | 2364 | A E | 1 4 |
| U 2 1 | PI | 2716 | B F | 2 or 3 5 or 6 |
| U 2 1 | Pl | 2316 | B F | 2 or 3 2 or 3 |
| U21 | Pl · | 2332 | B F | 1 2 or 3 |
| U21 | P1 | 2364 | B F | 1 4 |
| U 22 | P2 | 2716 | C G | 2 or 3 5 or 6 |
| U 22 | P2 | 2316 | C G | 2 or 3 5 or 6 |
| U22 | P2 | 2332 | C G | 1 2 or 3 |
| U22 | P2 | 2364 | C G | 1 4 |
| U23 | Р3 | 2716 | D H | 2 or 3 5 or 6 |
| U23 | Р3 | 2316 | H D | 2 or 3 2 or 3 |
| U23 | Р3 | 2332 | D H | 1 2 or 3 |
| U23 | Р3 | 2364 | D H | 1 4 |

NOTE: 2716 devices assumes Synertek, Intel or equivalent pin outs.

Table 4-3b. SYM-I ADDRESS SELECT



NOTES:

- (1) Broken lines indicate delivered version of jumpers.
- (2) Each jumper number represents a 2K address space decode.
- (3) Jumper numbers can be wire or'ed to increase the address space of the \overline{CS} on any socket (i.e., decoder is open collector.)

The single-stage circuit consists of a transistor and "circuit positions" for the user to add resistors, capacitors and dioders in any of many positions. This flexibility allows inverting and noninverting stages, input-resistive or capacitive coupling and much more. The user should refer to the schematic and P.C. layout in Figure 4-5a in order to completely understand this circuit.

4.3 SOFTWARE DESCRIPTION

Software on your SYM-1 microcomputer must be discussed from two perspectives. First, the SYM SUPERMON Monitor software which handles keyboard display, interrupts and other requirements for system operation must be understood. We will discuss this subject in succeeding sections. The second aspect of software is the microprocessor assembly language with which you will write your applications programs. A brief introduction to the 6502 instruction set is included later in this chapter.

In this chapter, we discuss the SYM-1 command language syntax only briefly; Chapter 5 contains a detailed discussion of each of the instructions in the set. Chapter 6 will help you through the process of using these and the 6502 language in applications programming by describing three selected sample programs.

4.3.1 Monitor Description - General

Figure 9-1 illustrates the general system flow of the SYM-1 SUPERMON Monitor software. As you can tell, the main program is simple and straightforward. Its purpose is to direct processing to the appropriate I/O or command routine, and for this reason it is thought of as a "driver"—it "drives" or directs the software.

The means by which the Monitor handles the direction of software flow is one of the unique features of the SYM-1 system and is worth a brief explanation at this point. We will discuss the subject in greater detail in Chapters 5 and 8.

When the SUPERMON Monitor receives a one- or two-character command from the on-board keyboard, TTY or CRT terminal, it then accepts 0-3 parameters associated with the command. The string of command and parameters (if any) is terminated by a carriage return. It is noteworthy that each instruction which may be entered by use of a single key on the on-board keyboard may also be entered with a similar command from a terminal.

Upon receiving a command and up to three parameters, SUPERMON checks to determine whether the command and its associated number of parameters is a defined combination. If so, the command is executed. Otherwise, an error message is printed or displayed showing the ASCII representation of the command which was not recognized.

For example, a "GO" with one parameter causes the program to pass control to the program stored at the memory location indicated by the parameter. Thus, a "GO" followed by "0200" instructs the system to begin executing the instructions stored starting at memory location 0200. A "GO" with no parameters (i.e., "GO" followed by a Carriage Return) will cause program execution to resume at the address stored in the "pseudo Program Counter" (memory locations A659 and A65A).

However, a "GO" command with two or three parameters is not a defined command in SUPERMON, and will result in a display or message of "Er 47". The "47" is the ASCII representation for a "G" and is designed to help you define the instruction or command which was not recognized.

The monitor is designed so that you can extend the range of defined command-parameter combinations by "intercepting" the error routine before it executes and designing your own series of pointers to memory locations to be associated with specific commands. Thus, you might wish to define a "GET" routine which could be entered at the keyboard with a "GO" and two parameters. You will learn how to do this in Chapter 9.

4.3.2 Software Interfacing

The SYM-1 Monitor is structured to be device-independent. Special requirements for device handling are "outside" the Monitor's central control routines, which isolate them from the Monitor's standard functions. Also, as we have indicated, SYM-1 commands may be entered from any device. It is not necessary to use the on-board keyboard to do so. This means you need not concern yourself with the details of I/O; they are handled internally.

4.3.3 6502 Microprocessor Assembly Language Syntax

The SY6502 microprocessor used on your SYM-1 is an eight-bit CPU, which means that eight bits of data are transferred or operated upon at a time. It has a usable set of 56 instructions used with 13 addressing modes. Instructions are divided into three groups.

Group One instructions, of which there are eight, are those which have the greatest addressing flexibility and are therefore the most general-purpose. These include Add With Carry (ADC), the logical AND (AND), Compare (CMP), the logical Exclusive OR (EOR), Load A (LDA), logical OR with Accumulator (ORA), Subtract With Carry (SBC) and Store Accumulator (STA).

Group Two instructions include those which are used to read and write data or to modify the contents of registers and memory locations.

The remaining 39 instructions in the SY6502 instruction set are Group Three instructions which operate with the X and Y registers and control branching within the program. You'll learn more about these instructions in the next section. More detailed information can be found in the Synertek Programming Manual for the SY6500 family.

An assembly language instruction consists of the following possible parts:

 Label - Optional. Used to allow branching to the line containing the label and for certain addressing situations.

Mnemonic - Required. The mnemonic is a three-character abbreviation which represents the instruction to be carried out. Thus the mnemonic to store the contents of the accumulator in a specific memory location is "STA" (STore Accumulator).

Operand(s) - Some may be required, or none may be allowed. This depends entirely upon the instruction itself and may be determined from the later discussion.

Comment - Optional. Separated from last operand (or from the command mnemonic where no operand is used) by at least one blank. These words are ignored by the assembler program but are included only to allow the programmer and others to understand the program.

The SY6502 allows 13 modes of addressing, which makes it one of the most flexible CPUs on the market. Table 4-4 describes these addressing modes briefly. Details may be found in the Synertek Programming Manual for the SY6500 family.

You will note that some of the addressing modes make use of Page Zero, a concept introduced briefly earlier in this chapter. Page Zero addressing modes are designed to reduce memory requirements and provide faster execution. When the SY6502 processor encounters an instruction using Page Zero addressing, it assumes the high-order byte of the address to be 00, which means you need not define that byte in your program. This technique is particularly useful in dealing with working registers and intermediate values. As the Memory Map (Figure 4-10, Sheet 1) shows, memory locations 0000-00FF make up Page Zero.

4.3.4 SY6502 Instruction Set

Table 4-5 provides you with a summary of the SY6502 instruction set. Each instruction is shown with its mnemonic, a brief description of the function(s) it carries out, and the corresponding "op code" for each of its valid addressing modes. The "op code" is the hexadecimal representation of the instruction and is what will appear when the instruction byte is displayed by SUPERMON.

When creating applications programs for your SYM-1, you will typically write them in the SY6502 assembly language mnemonic structure shown in Table 4-5, then perform a "hand assembly" to generate the "op codes" and operands. The process of hand assembling code is explained in greater detail in Section 6.2.2. You will be referring to this table—or to your SYM Reference Card—quite frequently during programming.

To understand some of the instructions, you should be aware of six "status register" flags which are set and reset by the results of program execution. Generally, these flags and their functions are:

- N Set to "1" by CPU when the result of the previous instruction is negative
- Z Set to "I" by CPU when the result of the previous instruction is zero
- C Set to "1" by CPU when the previous instruction results in an arithmetic "carry"
 - Set to "0" by CPU when the previous instruction results in "borrow" (subtract)
 - Also modified by shift, rotate and compare instructions.
- I When "1," IRQ to the CPU is held pending
- D When "1," CPU arithmetic is operates in decimal mode
- Set to "1" by CPU when the result of the previous instruction causes an arithmetic overflow

The Synertek Programming Manual discusses this subject in greater detail.

Table 4-4. SUMMARY OF SY6502 CPU ADDRESSING MODES

SY6502 INSTRUCTION SET SUMMARY

Addressing Modes

| 1 | | | | ye zero | ni | rd | |
|-------------|--|---|---|---|--|--|---|
| Example | Code for transfer A to X | Code for rotate left A | Code for load A immediate | Code for load A zero page Low part of address on page zero | Code for zero page indexed by X Base address on page zero | Code for zero page indexed by Y Base address on page zero | Code for load A absolute Low part of address High part of address |
| Exa | AA | 2A | A9 03 | A5 75 | B5 | в6 | AD 47 02 |
| | TAX | ROL A | LDA #3 | LDA Z | LDA Z,X | LDX Z,Y | LDA L |
| # Bytes | * | н | 7 | 8 | 7 | 79 | m |
| Description | The operation performed is implied by the instruction. | The operation is performed upon the A register. | The data accessed is in the second byte of the instruction. | The address within page zero of the data accessed is in the second byte of the instruction. | The second byte of the instruction plus the contents of the X register (without carry) is the address on page zero of the data accessed. | The second byte of the instruction plus the contents of the Y register (without carry) is the address on page zero of the data accessed. | The address of the data accessed is in the second and third bytes of the instruction. |
| Mode | IMPLIED | ACCUMULATOR | IMMEDIATE | ZERO PAGE | ZERO PAGE INDEXED BY X | ZERO PAGE INDEXED BY Y | ABSOLUTE |

*Except BRK which is two bytes when not using SUPERMON or when in DEBUG mode.

⁴⁻³⁵

Table 4-4. SUMMARY OF SY6502 CPU ADDRESSING MODES (Continued)

| Example | Code for load A indexed by X Low part of base address High part of base address | Code for load A indexed by Y Low part of base address High part of base address | Code for load A, indirect pre- indexed by X Base address on page zero | Code for load A, indirect post-indexed by Y Base address of page zero | Code for branch if equal Seven bytes ahead | Code for jump indirect Low part of indirect address High part of indirect address |
|-------------|--|--|--|--|--|---|
| Ĥ | BD 47 02 | B9 47 02 | A1 75 | B1 75 | F0 07 | 6C 47 02 |
| SI | LDA L,X | LDA L,Y | LDA (Z,X) | LDA (Z), Y | вву гос | JMP (LOC) |
| # Bytes | т | м | N | 7 | 0 | m |
| Description | The address in the second and third bytes of the instruction, plus the contents of the X register is the address of the data accessed. | The address in the second and third bytes of the instruction, plus the contents of the Y register is the address of the data accessed. | The second byte of the instruction plus the contents of the X register (without carry) is the address on page zero of the two-byte address of the data accessed. | The contents of the page zero two-byte address specified by the second byte in the instruction, plus the contents of the Y register is the address of the data accessed. | The second byte of the instruction contains the offset (in bytes) to branch address. | The address in the second and third bytes of the instruction is the address of the address to which the jump is made. |
| Mode | INDEXED BY X | INDEXED BY Y | INDIRECT PRE-INDEXED BY X | INDIRECT POST-INDEXED BY Y | RELATIVE BRANCH | INDIRECT JUMP |

Table 4-5. SY6502 CPU Instruction Set Summary

| | В | - | ı | , | ı | ı | 1 | 1 | , | ı | 1 | н |
|------------------------------|-------------|--|---|--|--|--|--|--|--|--|--|--|
| | Λ | * | 1 | 1 | 1 | | ı | Me | ı | 1 | ı | 1 |
| Condition Codes | Ω | ı | ı | | | | | | 1 | ' | ' | |
| nditi Codes | H | 1 | ı | | ı | | | | 1 | | l | |
| ပြင် | υ | * | ı | * | ı | | <u> </u> | ı | 1 | 1 | | |
| ŭ | 12 | * | * | * | 1 | <u> </u> | | * | ı | ı | 1 | 1 |
| <u></u> | z | * | * | * | ' | ı | 1 | M7 | 1 | 1 | 1 | |
| | IND | | | | | | | | | | | |
| | REL | | | | 96 | BO | FO | | 30 | 음, | 임 | |
| | λ'('Z') | 71 | 31 | | | | | | | | | |
| | (X,Z) | 61 | 21 | · | | | | | | | | |
| | ר'ג | 79 | 39 | | | | | | | | | |
| | r'x | 7D | 3D | 18 | | | | | | | | |
| Mode | SAA | Ф | 2D | 0E | | | | 22 | | | | |
| × | X'Z | | | | | | | | | | | |
| | x'z | 75 | 35 | 16 | | | | | | | | |
| | z | 65 | 25 | 90 | | | | 24 | | | | |
| | MMI | 69 | 29 | | | | | | | | · | |
| | SOA | | | 0 A | | | | | | | | |
| | IMP | | | | | | | | | | | 00 |
| 6502 INSTRUCTION SET SUMMARY | Description | A + M + C + A, C Add memory to accumulator with carry | A A M + A "AND" memory with accumulator | C + 7 6 5 4 3 2 1 0 + 0 Shift left one bit (memory or accumu- lator | Branch on C = 0 Branch on carry clear | Branch on C = 1 Branch on carry set | Branch on Z = 1 Branch on result zero | A Λ M, M7 \rightarrow N, M6 \rightarrow V Test bits in memory with accumulator | Branch on N = 1 Branch on result minus | Branch on $Z = 0$ Branch on result not zero | Branch on N = 0 Branch on result plus | Forced interrupt PC+ P+ Force break |
| , שו | Instr | ADC | AND | ASL | BCC | BCS | ÇER | BIT | BMI | BNE | BPL | BRK |

Table 4-5. SY6502 CPU Instruction Set Summary (Continued)

| T | Д | 1 | T | Т | 1 | 1 | | 1 | 1 | | | |
|------------------------------|-------------|---|---|---------------------------|----------------------------------|---------------------------------------|------------------------------|---|-------------------------------------|---|--|--|
| | | <u> ' </u> | 1 | ! | <u> </u> | 1 | '- | | 1 | <u> ' </u> | 1 | <u> </u> |
| | > | <u> '</u> | ' | 1 | <u> </u> | 1 | 0 | 1 | <u> </u> | <u> '</u> | 1 | <u> </u> |
| ijo | Δ | <u> </u> | 1-1- | <u> </u> | - | <u> '</u> | '- | | 1 | <u> </u> | 1 | <u> </u> |
| Condition Codes | H | ļ | ' | ' | ' | <u> °</u> | <u> </u> | ' | <u> </u> | 1 | 1 | 1 |
| 0,0 | U | <u> </u> | '- | <u> °</u> | <u> </u> | <u> </u> | ļ. <u>'</u> | * | * | * | ' | 1 |
| | Z | <u> </u> | 1 | <u> </u> | <u> </u> | <u>'</u> | <u> </u> | * | * | * | * | * |
| | Z | | <u>'</u> | <u>'</u> | /1 | 1 | <u> </u> | * | * | * | * | * |
|] | IND | | ļ | ļ | | | | | | | | |
| | REL | 20 | 2 | | | | | | | | | |
| | X'(Z) | | | | | | | D1 | | | | |
| | (X'Z) | | | | | | | CI | | | | 1 |
| | Y,1 | | | | | | | 60 | | | | 1 |
| 1 | r'X | | | | | | | 8 | | | DE | |
| Mode | SAA | | | | | | | 8 | ည္ထ | 8 | B | † |
| ₩ S | Y,Z | | | | | | | | | | | 1 |
| | x'z | | | | | | | DS | | | 90 | |
| | Z | | | | | | | CS I | E4 | C4 | 90 | |
| | MMI | | | | | | | ව | 1 OH | 8 | | |
| | DOA | | <u> </u> | | | | | <u> </u> | " - | 1 | <u> </u> | |
| | IMP | | | 18 | 108 | 58 | B8 | | | | - | 5 |
| 6502 INSTRUCTION SET SUMMARY | Description | Branch on $V = 0$ Branch on overflow clear | Branch on V = 1 Branch on overflow set | 0 + C Clear carry flag | 0 → D Clear decimal mode flag | 0 * I Clear interrupt disable flag | 0 + V Clear overflow flag | A - M Compare memory and accumulator | X - M Compare memory and index X | Y - M Compare memory and index Y | $M - 1 \rightarrow M$ Decrement memory by one | $X - 1 \rightarrow X$ Decrement index X by one |
| | Instr | BVC | BVS | CIC | CLD | CLI | CLV | СМР | СРХ | CPY | DEC | DEX |

Table 4-5. SY6502 CPU Instruction Set Summary(Continued)

| | 6502 INSTRUCTION SET SUMMARY | | | | | MC | Mode | | | | | | - | | on on | Condition | ior | | |
|-------|---|--------------|-------------|------|------------|------|--------|-----|-------|-------|------|----------|---|-------------|------------|-----------|-------------|----------|-------------|
| Instr | r | IMP | ACC | Z | X'Z | X'Z | SBZ | х′г | λ" | (X -2 | X'(2 | MD EI | Z | 2 | | Codes | S | > | щ |
| DEY | $Y - 1 \rightarrow Y$ Decrement index Y by one | 88 | | | | : | 7 | ı | 1 | | | | * | * | ' | | | | |
| EOR | A # M + A "Exclusive-Or" memory with accumulator | + | 49 | 9 45 | 55 | | 40 | 5D | 59 | 41 5 | 21 | | * | | | ' ' | | 1 | |
| INC | M + 1 + M Increment memory by one | - | | 92 | F6 | | E | 된 | _ | - | | - | * | * | ' | 1 | | | |
| INX | $X + 1 \rightarrow X$ Increment Index X by one | E8 | | | | | | | | | | | * | * | ı | | | | , |
| INY | $Y + 1 \rightarrow Y$ Increment index Y by one | 82 | | | | 1- | _ | _ | | | | | * | * | ı | · | , , | , , | . |
| JMP | (PC + 1) + PCL (PC + 2) + PCH Jump to new location | | | | | 4 | 4c | | + | | | ပ္ပ | 1 | ı | 1 | 1 | | | |
| | PC + 2 +, (PC + 1) + PCL | | | | + | + | | | - | - | | | | | | | | _ | |
| JSR | $(PC + 2) \rightarrow PCH$ Jump to new location saving return address | | | | | - 7 | 20 | | | | | | ı | 1 | ı | 1 | | <u>'</u> | |
| LDA | M + A Load accumulator with memory | | A9 | A5 B | B5 | AD | D BD | B9 | _ < | | | | * | * | | | | | |
| rdx | $M \rightarrow X$ Load index X with memory | | A2 | A6 | B6 | 6 AE | f=7 | BE | | ~ | | | * | | | | | | . T |
| LDY | M → Y Load index V with | | | 70 | | | | | | | | | | | | | | 1 | 1 |
| | Y T I III III III III III III III III II | | | | <u>_</u> _ | ¥ |) H | | | | | | * | * | <u>-</u> ' | <u> </u> | <u> </u> | | |
| | | | | | | | | | | | | ĺ | | | 1 | - | | | |

| | | | | ···· | | | | | | + | | |
|------------------------------|-------------|---|--------------|--|-------------------------------|---------------------------------------|---------------------------------|---|--|---|-----------------------------------|---|
| | В | 1 | 1 | 1 | 1 | | 1 | |) | | | 1 |
| | > | 1 | 1 | | | 1 | - 1 - | J | 1 | 1 | | |
| Condition Codes | Ū | ' | 1 | 1 | 1 | - 1 | 1 | Stack | l | 1 | From Stack | ı |
| nditi Codes | Н | ı | 1 | 1 | | 1 | 1 | S. | l | 1 | St | 1 |
| S S | ט | * | ı | 1 | 1 | ı | 1 | From | * | * | rom | ı |
| Ū. | 27 | * | 1 | * | 1 | 1 | * | | * | * | Į į | ı |
| | z | 0 | ı | * | 1 | ı | * | | * | * | | ı |
| | IND | | | | | | | | | | | |
| | KEL | | | | | | | | | | | |
| | Y,(Z) | | | 11 | | | | | | | | |
| | (X,Z) | | | 01 | | | | | | | | |
| | r'x | | | 61 | | | | | | | | |
| | r'x | 53 | | 1.0 | | | | | 3E | 7E | | |
| Mode | Saa | 4E | | ОО | | | | | 2E | 6E | | |
| Mo | X'Z | | | | | | | | | | | |
| | X'Z | 56 | | 15 | | | | | 36 | 9/ | | |
| | Z | 46 | | 0.5 | | | | | 26 | 99 | | |
| | MMI | | | 60 | à | | | | | <u> </u> | | |
| | SOA | 4A | | | | | | | 2A | 6A | | |
| | IMP | | EA | | 48 | 80 | 68 | 28 | | | 40 | 09 |
| 6502 INSTRUCTION SET SUMMARY | Description | $0 \rightarrow \boxed{7[6[5[4]3[2]1]0} \rightarrow \boxed{C}$ Shift right one bit (memory or accumulator) | No Operation | A V M \rightarrow A "OR" memory with accumulator | A + Push accumulator on stack | P ↓ Push processor status on stack | A † Pull accumulator from stack | P ↑ Pull processor status from stack | M or A [7 6 5 4 3 2 1 0] ← [G] ← Rotate one bit left (memory or accumulator) | Rotate One Bit Right (Memory or Accumulator) | P + PC + Return from interrupt | PC \uparrow , PC + 1 \rightarrow PC Return from subroutine |
| | Instr | LSR | NOP | ORA | PHA | ТН | PLA | PLP | ROL | ROR | RTI | RTS |

Table 4-5. SY6502 CPU Instruction Set Summary (Continued)

| | В | | . 1 | . 1 | <u>. I</u> | I | . 1 | . 1 | . 1 | | , |
|------------------------------|-------------|---|-------------------------|--------------------------------|---|---|---|---|--|---|---|
| | > | | _ | | | | | | ! | | |
| u, | Ω | * | | | | | <u>-</u> - | | | | 1 |
| Condition Codes | | | 1 | | | | | | | | |
| nditi Codes | н | 1 | - 1 | | Н | | | | <u> </u> | | |
| l o o | U | * | - | | | 1 | | | | | |
| | N | * | ' | | | 1 | | | * | * | * |
| <u> </u> | Z | * | | | | | | | * | * | * |
| | IND | | | | | | | | | | |
| | TER | | | | | | | | | | |
| | ¥,(Z) | F1 | | | | 91 | | | | | |
| | (X'Z) | El | | | | 81 | | | | | |
| | r'x | F9 | | | | 66 | | | | | |
| | r'x | FD | | | | 90 | | | | | L |
| Mode | SAA | ED | | | | 80 | 8E | 3C | | | |
| ₽ E | X'Z | | | | | | 96 | | | | |
| | x'z | F5 | | | | 95 | | 94 | | | |
| | z | E5 | | | | 85 | 98 | 84 | | | |
| | MMI | E9 | | | | | | | | | |
| | SOA | | | | | | | | | | |
| | IMP | | 38 | F8 | 78 | | | | AA | A8 | ВА |
| 6502 INSTRUCTION SET SUMMARY | Description | A - M - C + A Note: C = Borrow Subtract memory from accumulator with borrow | l → C Set carry flag | l → D Set decimal mode flag | $1 \rightarrow I$ Set interrupt disable flag | $A \rightarrow M$ Store accumulator in memory | $X \rightarrow M$ Store index X in memory | $Y \rightarrow M$ Store index Y in memory | A + X Transfer accumulator to index X | $A \rightarrow Y$ Transfer accumulator to index Y | $S \rightarrow X$ Transfer stack pointer to index X |
| | Instr | SBC | SEC | SED | SEI | STA | STX | STY | TAX | TAY | TSX |

Table 4-5. SY6502 CPU Instruction Set Summary (Continued)

| - | | | , | , | |
|------------------------------|-------------|---|---|---|--|
| Condition Codes | М | 1 | | 1 | |
| | Þ | ' | ı | 1 | |
| | Д | | 1 | | |
| | Н | | | ı | |
| | υ | ı | ı | ı | |
| | 23 | * | ı | * | |
| | Z | * | ı | * | |
| | IND | | | | |
| | ВЕГ | | | | |
| | X'(Z) | | | | |
| | (X,Z) | | | | |
| | I,Y | | | | |
| | r'x | | | | |
| de | SAA | | | | |
| Mode | λ'Z | | | | |
| | x'z | | | | |
| | z | | | | |
| | MMI | | | | |
| | ₽CC | | | | |
| | IMP | 8A | 9A | 86 | |
| | | | | | |
| 6502 INSTRUCTION SET SUMMARY | Description | $X \rightarrow A$ Transfer index X to accumulator | $X \rightarrow S$ Transfer index X to stack pointer | $Y \rightarrow A$ Transfer index Y to accumulator | |
| | Instr | TXA | TXS | TYA | |

CHAPTER 5

OPERATING THE SYM

In this chapter you will learn how to operate your SYM-1. The keyboard functions are described, formation of monitor commands is discussed, and procedures for using an audio cassette, TTY or CRT are explained.

As you operate your SYM-1, you will be dealing with the system monitor, SUPERMON, which is a tool for entering, debugging and controlling your 6502 programs. The monitor also provides a wealth of software resources (notably subroutines and tables) which are available to your applications programs as they run on the SYM-1 system.

SUPERMON is a 4K-byte program which is stored on a single ROM chip located at addresses 8000-8FFF, as you learned in Chapter 4. It also uses locations 00F8-00FF for special purposes and special locations called "System RAM" located at addresses A600-A7FF. These usages were outlined in detail in Chapter 4 and in the Memory Map.

Operationally, SUPERMON gets commands, parameters and data from its input channels (the HEX Keyboard, HKB; a teletype, TTY; a CRT terminal or RAM memory and others) and, based on this input, performs internal manipulations and various outputs (to the on-board LED display, TTY or CRT terminal screen or other peripheral devices).

5.1 KEYBOARD LAYOUT

The SYM-1 keyboard (see Figure 5-1) consists of 28 color-coded dual-function keys. The characters and functions on the lower half of the keys are entered by pressing the keys directly. To enter the functions shown in the upper halves of the keys, press SHIFT before you press the key you wish to enter. Remove your finger from SHIFT before pressing the second key. Very little pressure is necessary to actuate a key, and except for DEBUG, you will hear an audible tone when the computer senses that a key has been pressed. RST will cause a beep after a short delay.

The functions included on the SYM-1 provide you with a formidable array of programming tools. You can examine and modify the contents of memory locations and CPU registers, deposit binary or ASCII data in memory, move blocks of data from one area of memory to another, search memory for a specific byte, and fill selected memory locations with a specified data byte. You can also store a double byte of data with a single command, display the two's complement of a number, or compute an address displacement.

The RST, DEBUG ON and DEBUG OFF keys do not transmit any characters to the monitor, but perform the functions indicated by their names directly using hardware logic.

5.2 SYM COMMAND SYNTAX

As we have indicated earlier, each SYM-1 command entered from the on-board keyboard or other device may have from 0-3 parameters associated with it. Each command, with its string of parameters, is terminated by a "CR" (on the HKB) or a carriage return on a terminal device.




Figure 5-1. SYM-1 KEYBOARD

Table 5-1 summarizes the SYM-1 command set. The first column indicates the command, in both HKB and terminal format. The values (1), (2), and (3) refer to the values of the first, second, and third parameters entered. The term "old" is used to mean the memory location most recently referenced by any of the following commands: M, D, V, B, F, SD, S1, S2, SP, L1, L2, LP. All of these commands use locations 00FE and 00FF as an indirect pointer to memory; where a reference to "old" (or (OLD) in some cases) occurs, the former value remains in the memory pointer locations 00FE-00FF.

Note that in the second column of Table 5-1 we have provided you with the ASCII code for each instruction. Several of the commands do not have associated ASCII codes and use instead a computed "hash code." Hash codes are marked with an asterisk. You need not concern yourself with the means by which the hash code is determined, but you should note that SYM will display these values when the commands are entered with an incorrect syntax, i.e., if you make an error when entering these commands.

Table 5-2 provides you with a brief summary of the additional keys found on the on-board keyboard of the SYM-1. These are operational and special keys which do not generally have parameters associated with them, with the exception of the special user-function keys.

In the discussion of each monitor command which follows, the same basic format is followed. First, the appropriate segment of Table 5-1 is reproduced, for easy reference. Next, the command is described in some detail. Examples are used where they will make understanding the monitor command easier.

Because it is believed that most users of the SYM-1 will ultimately use a TTY to enter and obtain printouts of instruction strings, the remainder of Chapter 5 is designed to use the TTY keyboard function designations rather than those of the on-board keyboard. Remember, though, that both keyboards are functionally the same as far as SUPERMON is concerned. For this reason, we are also using a comma as a delimiter in the command string; the minus sign on the on-board keyboard (or, for that matter, on the TTY or CRT keyboard) may also be used for this purpose.

The examples provided were entered from a terminal device. When entering commands from the HKB, remember to use the (-) key instead of a comma to delimit parameters.

Table 5-1. SYM-1 COMMAND SUMMARY

| Command | | | Number of Associ | Number of Associated Parameters | | |
|-----------|---------|--|--|--|---|--|
| HKB/TTY | ASCII 0 | | 1 | 2 | 3 | |
| MEM M | 4D | Memory Examine and modify, begin at (OLD) | Memory Examine and modify, begin at (1) | Memory Search for byte (1), in locations (OLD) - (2) | Memory Search for byte (1), in locations (2) - (3) | |
| REG R | 52 | Examine and modify user registers PC, S,F,A,X,Y | | | | |
| GO G | 47 | Restore all user registers and resume execution at PC | Restore user registers ex-cept PC = (1) S = FD, monitor return address is on stack | | | |
| VER V | 56 | Display 8 bytes with checksum be- ginning at (OLD) | Display 8 bytes with checksum be- ginning at (1) | Display (1)-(2), 8 bytes per line, with addresses and cumulative checksums | | |
| DEP D | 44 | Deposit to memory, be- ginning at (OLD). CRLF/ address after 8 bytes, auto spacing | Deposit to memory, be- ginning at (1) | | | |
| CALC C | 43 | | Calculate 0-(1) or two's complement of (1) | Calculate (1)-(2) or displacement | Calculate (1)+(2)-(3) or displacement with offset | |
| BMOV B | 42 | | | | Move all of (2) thru (3) to (1) thru (1)+(3)-(2) | |

Table 5-1. SYM-1 COMMAND SUMMARY (Continued)

| Command | Code | Number of Associated Parameters | | | | |
|------------|-------|---|--|---|--|--|
| HKB/TTY | ASCII | 0 | 1 | 2 | 3 | |
| JUMP J | 4A | | Restore user registers except PC entry (1) of JUM TABLE, S=FD, no itor return on stack | С= ИР | | |
| SDBL SD | *10 | | | Store high byte of (1) in (2) + 1 then lo byte of in (2), good for changing vectors | (1) I | |
| FILL F | 46 | | | | Fill all of (2) - (3) with data byte (1) | |
| WP W | 57 | | Write protect user RAM ac- cording to lo 3 digits of (1) | | | |
| LDI LI | *12 | Load first KIM format record found into locations from which it was saved | Load KIM record with ID = (1) into locations from which it was saved | d (1) must = FF load first KIM record found, but start at location (2) | | |
| LD2 L2 | *13 | Load first hi speed record found into lo- cations from which it was saved | load hi speed record with ID = (1) | | (1) must = FF load first hi speed record found into (2) - (3) | |
| LDP LP | *11 | Load data in paper tape format. To signal end of file for tape without EOF record, type ;00 CR in on-line mode. | | | | |

^{*} HASHED ASCII CODE

Table 5-1. SYM-1 Command Summary (Continued)

| Command | Code | Number of Associated Parameters | | | | |
|------------|-------|---------------------------------|--|--|---|--|
| HKB/TTY | ASCII | 0 | 1 | 2 | 3 | |
| SAVP SP | *1C | | | Save data from locations (1) - (2) in paper tape format. To crea end of file record, unlock punch, switch to local mode, lock punch, type ;00 CR | te | |
| SAV1 S1 | *1D | | | | Save cassette tape locations (2) - (3) with ID = (1) KIM format | |
| SAV2 S2 | *1E | | | | Save cassette tape locations (2) - (3) with ID = (1) hi speed format | |
| EXEC E | 45 | | Get monitor input from RAM, starting (1) | Get monitor input from RAM, starting (2) and store (1) for later use | Get monitor input from RAM, starting (3) and store (1) and (2) for later use. | |

^{*} HASHED ASCII CODE

Table 5-2. OPERATIONAL AND SPECIAL KEY DEFINITION (ON-BOARD KEYBOARD ONLY)

| Key | ASCII or *Hash Code | Description/Use | |
|---------------|------------------------|---|--|
| CR | OD | Carriage Return (terminates all command strings) | |
| + | 2B | Advance eight bytes | |
| - | 2D | Retreat eight bytes; also used to delimit parameters | |
| \rightarrow | 3E | Advance one byte or register | |
| ← | 3C | Retreat one byte | |
| USRO | *14 | | |
| USRI | *15 | | |
| USR2 | *16 | All USR keys transmit the indicated Hash Code when entered as a command. The same hash codes can be | |
| USR3 | *17 | sent from another terminal by entering UO (two char acters, no spaces) through U7 as commands. These | |
| USR4 | *18 | functions are not defined in SUPERMON and will cause the monitor to vector through the unrecognized com- | |
| USR5 | *19 | mand vector. See Chapter 9 for instructions on using this SUPERMON command feature to program | |
| USR6 | *1A | your own special functions. | |
| USR7 | *1B | | |
| SHIFT | None | Next key entered is upper position of the selected key. | |
| RST | None | System RESET. System RAM reinitialized to default values | |
| DEBUG ON | None | Turn hardware Debug function "ON" | |
| DEBUG OFF | None | Turn hardware Debug function "OFF" | |
| ASCII None | | Next two keys entered (Hex) will be combined to form one ASCII character (e.g., SHIFT ASCII 4 D followed by a CR is the same as MEM followed by a carriage return). | |

^{*} HASHED ASCII CODE

5.3 SYM-1 MONITOR COMMANDS

5.3.1 M (Display and/or Modify Memory)

| | Number of Assoc | iated Parameters | | |
|---|---|--|--|--|
| 0 | 1 | 2 | 3 | |
| Memory Examine and modify, begin at (OLD) | Memory Examine and modify, begin at (1) | Memory Search for for byte (1), in lo- cations (OLD)-(2) | Memory Search for byte (1), in locations (2)-(3) | |

• The standard form for this command uses one parameter and is shown below.

M addr CR

SUPERMON will then display the address and the byte contained in the location "addr." The following options are then available:

- 1. Enter 2 Hex digits: bb is replaced and the next address and byte are displayed.
- 2. Enter single quote (from terminal) and any character: bb is replaced with the ASCII code for the entered character.
- 3. Enter→or←(>or< from terminal): bb is left unchanged and addr+1 or addr-1, with its contents, is displayed.
- 4. Enter + or -: bb is left unchanged and addr+8 or addr-8 with its contents, is displayed.
- 5. Enter CR: Return to monitor command mode; bb unchanged.
- Another form of the display memory command uses no parameter as shown below:

M CR

This will cause SYM-1 to resume memory examine and modify at (OLD).

• The same memory (M) key may be used to search for a particular byte in memory, using three parameters in this form:

M bb,addr1,addr2 CR

This instructs the system to search for byte bb from addrl to addrl. When an occurrence of bb is found, the location and contents are displayed, and all of the standard $\bf M$ options described above become available. In addition, a "G" entered following any halt will continue the search.

• Similarly, the two parameter sequence:

M bb,addr CR

will resume memory search for byte bb from (OLD) to addr.

The following examples demonstrate the various uses of memory display/modify commands. Characters entered by the user are underlined.

One Parameter

| .M. 3. 0215,88, 3. | Display memory location (OLD); return to Monitor |
|---|--|
| · <u>M A656)</u> A656,00, <u>0A</u> A657,4D, <u>l</u> | Display memory location A656 Put some data there; return to Monitor |
| · <u>M</u> 200) 0200,20, <u>1</u> 0201,86, <u>1</u> 0202,88, <u>1</u> 0203,20, <u>1</u> | Display memory location 200 Replace data with ASCII code for A Next location displayed; replace data with ASCII B Next location displayed; replace data with ASCII C Return to Monitor |
| .M 0200 \ 0200,41,\geq 0201,42,\geq 0202,43,_ 0203,20,_ | Display memory location 200 Display next location; data unchanged Display next location; data unchanged Use space bar for same purpose as arrow |
| 0204 v AF v <u>.</u> • | Return to Monitor |
| . <u>M 0300 }</u> 0300,B4, 02FF,BB, 02FF,AA | Display memory location 300 Display previous location; data unchanged |
| 02FE,44,5 02FD,BB,1 | Return to Monitor |
| · · · · · · · · · · · · · · · · · · · | Display memory location 200 Advance 8 bytes and display memory Space used to advance one location; data unchanged |
| 020A,20,= 0202,43, <u>1</u> | Reverse 8 bytes and display memory Return to Monitor |
| ·M 02001 0200,41,1 ·M1 0200,41,1 | Display memory location 200 Return to Monitor Display (OLD) which is still 200 Return to Monitor |

Two and Three Parameters

| <u>↑M 6C,8000,8400↓</u> | Search for 6C in range 8000-8400 |
|--------------------------------------|----------------------------------|
| 801F+6C+= | |
| 8017,29, <u>\tag{3}</u> | |
| ° <u>^ 7</u> | |
| 8017 29 10 FO 07 68 AA 68 28,D2 | |
| 0202 | |
| . <u>M 6C,8400↓</u> | Continue search |
| 801F,6C,_ | |
| 8020,F6,_ | |
| 8021,FF, <u>G</u> | Continue search |
| 8026y6Cy_ | |
| 8027,F8,_ | |
| 8028, FF, <u>\tag{\tag{\tag{1}}}</u> | Halt search |

5.3.2 R (Display and/or Modify User Registers)

| Number of Associated Parameters | | | | |
|--|---|---|---|--|
| 0 | 1 | 2 | 3 | |
| Examine and modify user registers PC,S,F,A,X,Y | | | | |

• The only pre-defined form of this command is with no parameters, i.e.:

R CR

As soon as the command is entered, the contents of the PC are displayed as follows: P 8B4A.

Using a forward arrow (\rightarrow or >), you may examine the next register. Registers are displayed in the order PC, S, F, A, X, Y, with wrap-around (i.e., PC is displayed after Y). Each register except PC carries a Register Number on the display or TTY printout; S is R1, F is R2, A is R3, X is R4, and Y is R5 (see example below).

To modify the displayed register, enter two or four digits (four only in the case of the PC). The register will be automatically modified and the next will be displayed. A CR will cause control to return to the monitor for another command.

In the following example, we have modified the contents of the PC register to become 0200, and the A register to be set to 16. The other registers are not modified and at the conclusion of the complete register cycle and redisplay of PC, a CR is used to return to monitor command mode.

| F 884A, | Display registers PC; space is used to advance S F A X Y PC re-displayed; return to Monitor |
|---|---|
| •R↓ P 8B4A,0200 R1 FF,≥ R2 00,_ R3 00,16 R4 00,↓ | Alter PC = 200, A = 16 |

5.3.3 G (GO)

| | Number of Associated | Parameters | |
|--|--|------------|---|
| 0 | | 2 | 3 |
| Restore all user registers and re- sume execution at PC | Restore user registers except PC = (1) S = FD; monitor return address is pushed onto stack | | |

• The GO command may be used with <u>no parameters</u> to restore all user registers and begin execution at PC:

G CR

 With one parameter, the command will restore user registers except that PC is set to addr, S is set to FD and SUPERMON's return address is pushed onto the stack. Thus, if a subroutine return is executed, it will result in a return to monitor command mode (with the user's stack not saved). Its format is as follows:

G addr CR

5.3.4 V (VERIFY)

| | Number of Assoc | iated Parameters | |
|--|--|---|---|
| 0 | 1 | 2 | 3 |
| Display 8 bytes with checksum be- ginning at (OLD) | Display 8 bytes with checksum beginning at (1) | Display (1)-(2), 8 bytes per line, with addresses and cumulative check- sums | |

• With one parameter, this command will result in the display of 8 bytes beginning at addr, with checksum. The format is as follows:

V addr CR

In this example, bytes stored in locations 200-207 are displayed, along with their checksum:

Note that on the on-board display, only the two-byte checksum will be visible.

The checksum is a 16-bit arithmetic sum of all of the data bytes displayed. The low byte is displayed on the data line, and the full checksum on the next. The address is not included in the checksum.

• With no parameters, the command will display 8 bytes beginning at (OLD).

V CR

 With two parameters, the "V" command will display memory from addrl through addr2. Eight bytes per line are displayed, with cumulative checksums. A single byte checksum is included on each data line, and a final two-byte checksum is printed on a new line.

V addrl,addr2 CR

```
.<u>V 8000,8015</u>}
8000 4C 7C 8B 20 FF 80 20 4A,5C
8008 81 20 71 81 4C 03 80 08,C6
8010 48 8A 48 BA BD 04,5B
085B
```

5.3.5 D (Deposit)

| | Number of Associated | Parameters | | |
|---|-------------------------------------|------------|---|--|
| 0 | 1 | 2 | 3 | |
| Deposit to memory, beginning at (OLD), CRLF/address after 8 bytes, auto spac- ing | Deposit to memory, beginning at (1) | | | |

• This command is used for entering data to memory from a terminal. With one parameter, this command instructs the system to output a CR and line feed and print addr. As each two-digit byte is entered, a space is output. If you enter a space (instead of a two-digit byte), you will cause two more spaces to be output, and that memory location will remain unchanged.

D addr CR

 As with other commands, the "D" with no parameters will deposit beginning at (OLD).

D CR

Notice that V and D line up, so that a line displayed with V may be altered with D, as shown below:

| • <u>V 200)</u> 0200 A9 0209 | 3A | 85 | 46 | 20 | 13 | 08 | 20,09 |
|--|-----------|----|-----------|----|-----------|-----------|-------|
| • <u>D1</u> 0200 _ • <u>V</u> 2001 | <u>on</u> | | <u>45</u> | _ | <u>80</u> | <u>03</u> | 7 |
| 0200 A9 0243 | OD | 85 | 45 | 20 | 80 | 03 | 20,43 |

Verify contents of 0200-0207

Checksum

Deposit memory from 0200; space to advance

Re-verify contents of 0200-0207

New checksum

5.3.6 C (Calculate)

| | Number of Associ | ated Parameters | | | | |
|---|--|--------------------------------------|---|--|--|--|
| 0 | 0 1 2 | | | | | |
| | Calculate 0-(1), the two's complement of (1) | Calculate (1)-(2) or displacement | Calculate (1)+(2)-(3) or displacement with offset | | | |

This command is used to do Hexadecimal arithmetic. It is very useful in programming to compute branch operands required for SY6502 instructions.

With one parameter, it calculates 0 minus addr (i.e., the two's complement).

C addr CR

• With two parameters, the "C" command will calculate addr1 minus addr2 (i.e., displacement).

C addrl, addr2 CR

• With three parameters, the "C" command will calculate addr1 plus addr2 minus addr3 (i.e., displacement with offset).

C addr1,addr2,addr3 CR

5.3.7 B (Block Move in Memory)

| Number of Associated Parameters | | | | |
|---------------------------------|---|---|--|--|
| 0 | 1 | 2 | 3 | |
| | | | Move all of (2) thru (3) to (1) thru (1)+(3)-(2) | |

- This command is only defined for three parameters and is demonstrated by the following examples:
- ·B 200,300,320)

Move 300 thru 320 to 200 thru 220.

Move 220 thru 250 to 200 thru 230. No data is lost, even though the regions overlap.

Move 230 thru 200 to 250 thru 220. (Note that this move occurs in the opposite direction. No data is lost.)

5.3.8 J (JUMP)

| Number of Associated Parameters | | | | | |
|---------------------------------|--|---|---|--|--|
| 0 | 1 | 2 | 3 | | |
| | Restore user registers except PC=entry (1) of JUMP TABLE, S=FD, monitor return pushed on stack | | | | |

This command is only defined for one parameter.

J n CR

The parameter, n, must be in the range 0-7. All user registers are restored, except PC is taken from the JUMP TABLE in System RAM, and S=FD. The monitor return address is pushed onto the stack.

(Because the monitor return is on the stack, a JUMP to a subroutine is allowable.)

Note also that certain useful default addresses are inserted in the JUMP TABLE at Reset. (See Memory Map.)

5.3.9 SD (Store Double Byte)

| | Number of Associated Parameters | | | | | | |
|---|---------------------------------|--|--|--|--|--|--|
| 0 | 0 1 2 | | | | | | |
| | | Store high byte of (1) in (2)+1 then low byte of (1) in (2). Good for changing vectors | | | | | |

 This command is defined only for two parameters and is most useful for changing vectors.

SD addrl, addr2 CR

The example below was used to enter the address of the Hex keyboard input routine into INVEC, in correct order (low byte-high byte). Note that this vector could not have been altered with M, because after one byte had been altered, the vector would have pointed to an invalid address.

·SD 89BE, A661)

5.3.10 F (Fill)

| | Number of A | ssociated F | arameters | |
|---|-------------|-------------|-----------|--|
| 0 | 1 | | 2 | 3 |
| | | | | Fill all of (2)-(3) with data byte (1) |

• Defined only for three parameters, this command will fill the defined region of memory (addr1-addr2) with a specified byte (bb).

F bb,addr1,addr2 CR

For example:

+F EA,200,3001

Fill the region 200 thru 300 with the byte EA, which is a NOP instruction.

5.3.11 W (Write Protect)

| | Number of Associated | Parameters | |
|---|---|------------|---|
| 0 | I | 2 | 3 |
| | Write protect user RAM according to 3 digits of (1) | | |

 This command is defined for only one parameter. To unprotect all of user RAM, the command is:

W 0 CR

Its general form is:

$\mathbf{W} d_1 d_2 d_3 \mathbf{CR}$

Where each of d_1 , d_2 , d_3 are the digits 0 (unprotect) or 1 (protect).

For example

.₩ <u>101</u>}

- l protect 400-7FF
- 0 unprotect 800-BFF 1 protect C00-FFF

Note that write protect applies to extended user RAM on-board, and also that it requires a jumper insertion (see Chapter 4).

5.3.12 E (Execute)

| Number of Associated Parameters | | | |
|---------------------------------|---|---|--|
| 0 | 1 | 2 | 3 |
| | Get monitor input from RAM, start- ing at (1) | Get monitor input from RAM, starting at (2) and store (1) for later use at A64C | Get monitor input from RAM, start- ing at (3) and store (1) and (2) for later user at A64E and A64C |

• The standard form of the execute command uses one parameter.

E addr CR

SUPERMON adjusts its INPUT vectors to receive its input from RAM, beginning at addr. It is assumed that the user has entered a string of ASCII codes into RAM locations beginning at addr, terminated by a byte containing 00. When 00 is encountered, input vectors will be restored. The easiest way to enter these codes is to use the M command with the single-quote option (Section 5.3.1).

When E is used with <u>two or three parameters</u>, the additional parameters will be stored in system RAM at A64C and A64E. It is the user's responsibility to interpret them. (Note that the E command is vectored; see Chapter 9.)

The sequence at 300 is part of a commonly used Calculate routine.

Notice that part of this C command came from RAM, and part was entered at the terminal.

5.4 CASSETTE AND PAPER TAPE COMMANDS

The SYM-1 handles cassette I/O in two formats, KIM-compatible format (8 bytes/sec), and SYM high-speed format (185 bytes/sec).

The S1 and L1 commands refer to KIM format, while the S2 and L2 commands refer to SYM high-speed format.

With each Save command you specify a two-digit ID, as well as starting and ending addresses. The ID, the addresses, and the contents of all memory locations from starting to ending address, inclusive, will be written to tape. Each Save command will create one **RECORD**.

You should be careful to assign unique ID's to different records on the same tape, and to label the tape with the ID's and addresses of all the records it contains.

While SYM is searching for a record or trying to synchronize to the tape, an "S" will be lit in the left-most digit of the display on the on-board keyboard. If the "S" does not turn off, SYM is unable to locate or to read the requested record.

5.4.1 S1, S2 (Save Cassette Tape)

| | Number of Associa | ated Parameters | |
|------|-------------------|-----------------|--|
| 0 | 1 | 2 | 3 |
| (S1) | | | Save cassette tape, locations (2) - (3) with ID = (1) in KIM format |
| (S2) | | | Save cassette tape, locations (2) - (3) with ID = (1) in High Speed format |

 These commands are discussed together, as their syntax is identical. Recall that S1 refers to KIM format while S2 refers to SYM high-speed format.

Both are defined only for three parameters.

S2 bb,addr_s,addr_e CR

The first parameter is a 2-digit ID, which may be any value other than 00 or FF. It is followed by the starting address and the ending address. In the example below, all memory locations from 0200 thru 0280, inclusive are written to tape, and given the ID 05.

·\$1 5,200,280)

5.4.2 L2 (Load High-Speed Format Record)

| | Number of Associated Pa | arameters | |
|--|---------------------------------------|-----------|--|
| 0 | 1 | 2 | 3 |
| Load first Hi Speed record found into locations from which it was saved | Load Hi Speed record with ID = (1) | | (1) must = FF. Load first Hi Speed record found into (2) - (3) |

• The standard form of this command uses one parameter, as follows:

L2 bb CR

The parameter bb is the ID of the record to be loaded. When found, the record will be loaded into memory, using the addresses saved in the record itself.

If the record bb is not the first high-speed record on the tape, the "S" light will go out as VIM reads through, but ignores, the preceding records. After each unselected record is read, the "S" will re-display.

• With no parameters (or a single parameter of zero), the instruction will load the first high-speed format record found, without regard to its ID, using the addresses saved in the record itself.

L2 CR

or

L2 0 CR

• The L2 command exists in a third form, using three parameters, as follows:

L2 FF,addrl,addr2, CR

This usage will load a record into a different area of memory from where it was saved. The first parameter <u>must</u> be FF, followed by the requested starting and ending address. It is your responsibility to supply addr1 and addr2 such that their difference is the same as the difference of the addresses used to save the record.

5.4.3 L1 (Load KIM Format Record From Tape)

| 0 | 1 | ciated Parameters 2 | 3 |
|---|--|---|---|
| Load first KIM format record found into loca- tions from which it was saved | Load Kim record with ID = (1) into locations from which it was saved | (1) must = FF. Load first KIM record found, but start at location (2) | |

- The L1 command, used with zero or with one parameter, is identical in syntax to the L2 command (see Section 5.4.2, above).
- With two parameters, the L1 command is used to load into a different region of the memory than that with which the record was saved.

LI FF, addr CR

The first parameter must be FF, followed by the requested starting address. No ending address is necessary, as the load operation will halt when the end of the record is found.

5.4.4 SP (Save Paper Tape)

| | Number of As | sociated Parameters | |
|---|--------------|---|---|
| 0 | 1 | 2 | 3 |
| | | Save data from locations (1) - (2) in paper tape format. To create end of file record, unlock punch, switch to local mode, lock punch, type;00 CR | |

Defined only for two parameters, this command will output data from RAM in paper tape format (see Appendix D).

SP addrl,addr2 CR

For example:

•<u>SP 200,215</u>

\$10020034AB743B44BB44BB44BB44BB44BB44BB079A

#060210AC1BF49BD4BB03FD

5.4.5 LP (Load Paper Tape)

| A | Number of Associa | ated Parameters | |
|--|-------------------|-----------------|---|
| 0 | 1 | 2 | 3 |
| Load data in paper tape in format. To signal end of file for tape without EOF record, type;00 CR in on-line mode | | | |

• This command is defined for <u>no parameters</u> only. It will load memory with data in paper tape format (see Appendix D).

LP CR

5.5 USER-DEFINED FUNCTIONS

You may, as we have previously pointed out, write programs to be called from the on-board keyboard. You may do this by using any combination of command and number of parameters which is not already defined (e.g., B MOV with only two parameters) or by using any or all of the eight keys along the bottom two rows of the on-board keyboard (those labeled "USR 0" through "USR 7"). The exact means of implementing these special functions is discussed in detail in Chapter 9.

5.6 ERROR CODES

The SYM-I microcomputer system handles error codes in an interactive way, with codes being designed to be determined by the context in which the error occurs. No table of error conditions and their meanings is therefore provided with this manual, since these are context dependent.

However, you should be aware of the general method by which errors are handled by your SYM-1 system.

When your SUPERMON encounters an error of some type, it displays a 2-digit representation of the byte which was being processed when the error was detected. For example, if you attempt to carry out a CALC command with no parameters (and you haven't defined such a routine yourself as explained in Chapter 9), the system will display a "43." which is the ASCII representation for the "C" which represents the CALC function.

Similarly, if you attempt to use an ID of 00 or FF with either SAVI or SAV2, the system will display the ID used in error.

After the "er" message is printed, a new prompt (decimal point) is displayed, and SUPERMON waits for a new command. Note that you do not need to RESET when an error condition occurs, since that results in System RAM being cleared and necessitates a re-start of your routine. It is also worth noting that when you carry out an EXEC command at the on-board keyboard the system does not halt when an error occurs; rather, it continues in the same fashion as if new commands were coming directly from the keyboard. The error condition therefore flashes too rapidly on the LED display for you to see it. Command sequences to be executed by EXEC should be pretested prior to such use.

Some fixed error codes do exist in the monitor. Four such codes are used in audio cassette operations and are defined in Table 5-3. Additionally, if in carrying out LD P, FILL or B MOV commands you either attempt to store data in a non-existent or WRITE-protected memory location or if during execution of one of these commands a memory error occurs, the LED display will show the number of locations read incorrectly. This number will always stop at "FF" if it exceeds that number, so that the display will have some intelligible meaning.

Table 5-3. ERROR CODES IN AUDIO CASSETTE OPERATIONS

| Code Displayed | Meaning |
|----------------|--|
| 2F | Last-character error. The last character in a tape record should be a 2F. If that is not the case, the system displays the error code shown. |
| СС | Checksum error. Usually indicates data transfer problems. Re-position the tape and try again. |
| FF | In KIM-1 format loading, this error code means a non- Hexadecimal character has been encountered. This almost always means a synchronization error. Restart the procedure. |
| | In High-Speed format loading, a framing (i.e., synchronization) error is the cause. Restart the procedure. |

The following examples provide some representative errors to enable you to become familiar with how they are reported on SYM-1 using a TTY or CRT.

·₩ 111 ¥ •F EA,300,400¥ ER 01

•<u>\$2</u> 200•280₽ ER 1E

<u>·C</u> <u>A,230,500,</u> ER 2C

.C <u>200,2X</u> ER 58

.\$2 FF,200,280 → ER FF

.L2 AA,200,280.

.<u>M 6000 }</u> 6000,60,<u>F5</u>? 6001,60,<u>≯</u>

<u>•D 8000 ₹</u> 8000 <u>AA</u>? DD? •

•D 200,280 ♥ ER 44

.F EA,5000,6000 ¥ ER FF Memory location 400 write protected, therefore it could not be modified. One byte only in error.

S2 is not defined for two parameters. The hash code for S2 is 1E.

Three parameters only permitted.

X is not a valid Hex digit.

ID may not be FF or 00.

ID must be FF.

No RAM at 6000, therefore it cannot be modified.

ROM at 8000, therefore it cannot be modified

Deposit not defined for 2 parameters. D = ASCII 44.

No RAM at locations 5000-6000, therefore no modification was possible. The number of bytes which were not correctly changed is greater than or equal to 255 (decimal).

CHAPTER 6

PROGRAMMING THE SYM-1

Creating a program on the SYM-I involves several steps. First, the input to the program and its desired output must be carefully defined. The flow of program logic is usually worked out graphically in the form of a flowchart. Next, the symbols on the flowchart are converted to assembly language instructions. These instructions are in turn translated into machine language, which is entered into memory and executed. If (as usual) the program does not run correctly the first time, you must debug it to uncover the errors in the program. This chapter illustrates the steps involved in creating a program to add two 16-bit binary numbers, and provides two other programming problems with suggested solutions. All three programs are designed to communicate basic programming principles and techniques and to demonstrate a programmer's approach to simple problems.

6.1 HARDWARE

All the sample programs listed here can be loaded and run on the basic SYM-1 with the minimum RAM. The only I/O devices required are the on-board keyboard and display.

If a printing or display terminal is available, by all means use it instead of the Hex keyboard provided. Both types are more comfortable for most users and allow much more data to be displayed at once.

Connect the terminal cable to the appropriate connector on the left edge of the card as described in Chapter 3. Verify that the switches on the terminal are set for full-duplex operation and no parity. The duplexing mode switch will usually be labelled HALF/FULL or H/F; the parity switch will be labelled EVEN/ODD/NO. If your terminal has a CRT, wait for it to warm up. To log on to a terminal, enter a "Q" immediately after reset.

6.2 DOUBLE-PRECISION ADDITION

Since the eight bits of the accumulator can represent positive values only in the range 0-255 (00-FF Hex), 255 is the largest sum that can be obtained by simply loading one 8-bit number into the accumulator and adding another. But by utilizing the Carry Flag, which is set to "1" whenever the result of an addition exceeds 255, multiple-byte numbers may be added and the results stored in memory. A 16-bit sum can represent values greater than 65,000 (up to FFFF Hex). Adding 16-bit rather than 8-bit numbers is called "double-precision" addition, using 24-bit numbers yields triple precision, etc.

6.2.1 Defining Program Flow

Flowcharting is an orderly way of representing a procedure. Much easier to follow than a list of instructions, a flowchart facilitates debugging and also serves as a handy reference when using a program written weeks or months earlier. Some common flowcharting symbols are shown in Figure 6-1. below.




Figure 6-1. COMMON FLOWCHARTING SYMBOLS

The object of our program is to add two 16-bit numbers, each stored in two bytes of RAM, and obtain a 16-bit result. The sequence of operations the processor must perform is shown in the flowchart in Figure 6-2.

To accomplish double-precision addition, first clear the Decimal Mode and the Carry Flags. (The addition is in binary, so the system must not be expecting decimal numbers. The Carry Flag is used in the program and must start at zero.) Load the low byte of the first 16-bit number into the accumulator and add the low order byte of the second number using an Add With Carry (ADC) command. The contents of the accumulator are the low order byte of the result. The Carry Flag is set if the low-byte sum was greater than FF (Hex).

You now store the accumulator contents in memory, load the high order byte of the first number into the accumulator, and add the high order byte of the second number. The ADC command automatically adds the carry bit if it is set. After the second addition, the contents of the accumulator are the high order byte of the result. The example below shows the addition of 384 and 128.

```
(0180 Hex)
      0000
            0001
                  1000
                         0000
                                 384
      0000
            0000
                 1000 0000
                                 128 (0080 Hex)
      Add low order bytes: (clear carry)
            1000
                  0000
                  0000
            1000
            0000 0000
Carry = 1
      Add high order bytes: (carry = 1)
            0000
                  0001
            0000
                  0000
                         CARRY
            0000
Carry = 0
   Result = 0000 \ 0010 \ 0000 \ 0000 = 512 \ (0200 \ Hex)
```




Figure 6-2. DOUBLE-PRECISION ADDITION FLOWCHART

6.2.2 Coding and "Hand Assembly"

Once you have flowcharted a program, you may "code" it onto a form like the one shown in Figure 6-3. SY6502 Microprocessor Assembly Language is described in Sections 4.3.3 and 4.3.4. Additional information is available in the Synertek "Programming Manual" for the 6500 family. Figure 6-4 shows the coding for our example.

The first step involves finding the SY6502 commands that correspond to the operations specified in the flowchart. A summary of the commands and their mnemonic codes is given in Table 4-7. Arbitrary labels were assigned to represent the addresses of the monitor, the two addends and the sum and entered in the operand field. As written, the assembly language program does not specify where in memory the program and data will be stored.

To store and execute the program, you must "assemble" it by translating the mnemonics into hexadecimal command codes and assign the program to a set of addresses in user RAM. Performing this procedure with pencil and paper, rather than with a special assembler program, is "hand assembly".

The SUPERMON monitor begins at Hex location 8000, and the addends and the sum have been arbitrarily assigned to locations 0301 through 0306. You should note that the high and low order bytes of a 16-bit number need not be stored in contiguous locations, although they are in this example.

The program will be stored beginning in location 0200, another arbitrary choice. Data and programs may be stored anywhere in user RAM. Columns B1, B2, and B3 represent the three possible bytes in any 6502 instruction. B1 always contains the Hexadecimal operation code. B2 and B3 represent the operand(s). Looking at the coding form, you can see that the CLD and CLC instructions each occupy one byte and that the LDA instruction occupies three bytes. On your instruction set summary card, you'll see that the LDA mnemonic represents several different operation codes depending on the addressing mode chosen. AD indicates absolute addressing and specifies a three-byte command. When all the operation codes and operands have been translated into pairs of Hex digits, the program is ready to be entered into memory and executed.

6.2.3 Entering and Executing the Program

The procedure for entering the double precision addition program is shown below.

| YOU KEY IN | DISPLAY SHOWS | EXPLANATION |
|----------------|---------------|---------------------------------------|
| (RST) | | |
| (CR) | SY1.0 | |
| (MEM) 200 (CR) | 0200.**. | Enter memory display and modify mode |
| D8 | 0201.**. | Store D8 in location 0200, advance to |
| | | next location |
| 18 | 0202.**. | Store 18 in location 0201, advance to |
| | | next location |
| AD | 0203.**. | • |
| 02 | 0204.**. | • |
| 03 | 0205.**. | • |
| 6D | 0206.**. | • |
| | • | |
| | • | |
| | • | |
| 80 | 0217.**. | |
| (CR) | 217.** | Exit memory display and modify mode |

Page COMMENTS Figure 6-3 SAMPLE CODING FORM PROGRAMMER. PROGRAM DATE OPERAND SYNERTEK SYSTEMS CORPORATION MNEMONIC LABEL INSTRUCTIONS B1 B2 B3 ADDR 6-5

PROGRAM

ö

Page

PROGRAMMER

NUMBER NUMBER Second ADD WITH CARRY HIGH ORDER BYTE, SECOND FLAG (HODE = 0) LOAD HIGH ORDER BYTE, FIRST NUMBER LOAD LOW ORDER BYTE, FIRST NUMBER HILM CROER BYTE OF JECOND NUMBER LOW DRUCK BYTE OF SECOND NUMBER NUMBER FIRST NUMBER ADD WITH CARRY, LOW ORDER BYTE (CARRY=0) RESULT BYTE RESULT COMMENTS RESULT Flest Byre OF RESULT STORE LOW CREDER BYTE CLEAR DECIMAL MODE b FLAG BRANCH TO HONITOR 8 STORE HIGH ORDER HIGH ORDER BYTE BYTE HIGH CRUCK BYTE CLEAR CARRY ADD ROUTINE LOW ORDER LOW CRUER HOWITOR DATE DUAL - PRECISION OPERAND START \$ 8000 \$ 306 \$ 303 \$ 305 \$ 302 # 304 \$ 301 HZ H3 27 H 1 MNEMONIC ADCA 407 407 270 CLD 574 ADC 577 JHP n Ħ 11 11 Ŋ h LABEL START **L3** 77 H3 17 HZ Ĭ 69 63 8 69 63 õ 80 INSTRUCTIONS B2 B3 0 00 60 20 8 8 ó \$ 63 60 40 90 B Bl 8 AB 8 200 205 208 SOE 303 202 8000 ADDR 102 305 203 302 304 306 214 301 211

The program is now entered. Examine each location to make sure that all values are correct. Then store the addend values in locations 0301-0304 as shown below. We'll use the numbers that were used in the example in Section 6.2.1, 0180 (Hex) and 0080 (Hex).

| YOU KEY IN | DISPLAY SHOWS | EXPLANATION |
|--|--------------------------------|--|
| (MEM) 301 (CR) 01 80 00 80 (CR) | 0303.**. Ente 0304.**. Ente | r high order byte, first addend r low order byte, first addend r high order byte, second addend r low order byte, second addend |

To execute the program, enter the command shown below.

| YOU KEY IN | DISPLAY SHOWS | EXPLANATION |
|---------------|---------------|--|
| (GO) 200 (CR) | g 200. | Execute program starting at location 0200. |

Now use MEM to examine locations 0305 and 0306. Verify that they are high and low order bytes of the result, 02 and 00. If you find other data at these locations, you will be pleased to know that the next section of this chapter tells you how to debug the program.

6.2.4 Debugging Methods

The first step in debugging is to make sure that the program and data have been entered correctly. Use the MEM command to examine the program starting address, and use the right-pointing arrow key to advance one location at a time and verify that the contents of each are correct. If you have a terminal, you can generate a listing by entering an SP command without turning on the tape punch or by using the VER command. Also examine the locations that contain the initial data.

If the program and data are correct, but the program still does not execute properly, you may want to use the SYM-I DEBUG function. If DEBUG is ON when the execute (GO) command is entered, the program will execute the first instruction, then return control to the monitor. The address on the display will be the address of the first byte of the next instruction. If you again press GO (CR) to execute (do not specify an address this time), the computer will execute the next instruction, then halt as before. The program may be executed one step at a time in this manner.

By entering a non-zero Trace Velocity (at location A656), execution will automatically resume after a pause during which the Accumulator is displayed. Depress any key to halt automatic resumption.

After certain instructions, you will want to examine the contents of memory locations or registers. Use the MEM or REG commands, then resume operation by entering another GO command.

To examine the Carry Flag after the low order addition, for example, use the REG command as shown below.

| YOU KEY IN | DISPLAY SHOWS | EXPLANATION |
|---------------|---------------|--|
| (ON) | unimportant | Turn DEBUG function ON |
| (GO) 200 (CR) | 0201.2 . | Execute D8 instruction |
| (GO) (CR) | 0202.2 . | Execute 18 instruction |
| (GO) (CR) | 0205.2 . | Execute AD instruction |
| (GO) (CR) | 0208.2 . | Execute 6D instruction, low order add with carry |
| (REG) (CR) | P 0208. | Program Counter |
| | rl Fd. | Stack pointer |
| | r2 63. | Status register |
| (CR) | 2 63. | End register examination |
| (GO) (CR) | 020B.2 . | Execute 8D instruction |
| | • | |

The Carry Flag is the lowest (rightmost) bit of the Status Register. To determine whether the flag was set, convert the Hex digits 63 to binary. The result of this conversion is 0110 0011, and since the low bit is "1", this confirms that the sum of the two low order bytes was greater than 255 (FF Hex).

You may turn the DEBUG switch OFF after any instruction. When you next press GO, the program will finish executing.

Since reading from or writing to any I/O port is the same as reading from or writing to a memory location, the DEBUG feature may also be used to debug I/O operations. When the port address is examined with a MEM command, the two Hex digits that represent data indicate the status of each line of the port. For example, if the value C2 is displayed, pin status is as follows:

PIN
$$\frac{7}{6}$$
 $\frac{6}{5}$ $\frac{4}{4}$ $\frac{3}{2}$ $\frac{2}{1}$ $\frac{1}{0}$ STATUS 1 1 0 0 0 0 1 0 0 = Low 1 = High

For more advanced debugging techniques, including how to write and use your own trace routines, see Sections 9.5 and 9.6.

You now know how to code, enter, and debug programs on the SYM-1. Let's go look at two more examples that illustrate useful programming concepts.

6.3 CONDITIONAL TESTING

Most useful computer programs don't go in straight lines -- they don't simply execute a series of instructions in consecutive memory locations. They \underline{do} perform different operations for different data by testing data words and jumping to different locations depending on the results of the test. Typical tests answer the following kinds of questions:

- 1. Is a selected bit of a specified data word a 1 or a 0?
- Is a specified data word set to a selected ASCII character or numeric value?


The sample program discussed below will answer question "1". It can be patched easily to answer question "2". You can use the principles you learn in the first two examples to make many more complicated tests.

Bit Testing

This sample program looks at the word in Hex location 31 and tests bit 3. If bit 3 is set to one, it jumps to location 8972; if bit 3 is zero, it returns to the executive. Location 8972 is a monitor subroutine that makes the SYM-1 go "beep".

The only problem involved is in isolating bit 3. The simplest way is to use a mask — a word in memory with bit 3 set and none other. If we logically AND the mask with the sample word, the resultant value will be zero if bit 3 was zero and non-zero otherwise. The BIT test performs the AND and tests the value without altering the state of the accumulator.

Here is the flow chart. The code is in Figure 6-5. The mask (F7 Hex) is in location 30, the test value in location 31.



Hint

If you wish to test bit 0 or bit 7 of a byte, you need not use a mask. Simply use a shift operation to place the selected bit in the CARRY status bit and use a BCC or BCS to test CARRY. This saves one or more program locations. Note that it alters the accumulator - you may have to shift it back for later processing.

Character, Value, or Magnitude Testing

To test whether a byte is exactly equal to an ASCII character or a value, use the Compare command or first set a mask location exactly equal to the character or value. Then use the EOR command to find the exclusive OR of the two values and test the result for zero. It will be zero if and only if the values were identical. Note that this destroys the test value -- keep another copy of it if you must use it again.

To test whether a byte is greater, equal to, or less than a given value, use the Compare command or set a mask to the test values and subtract it from the test value. The test value will be destroyed. Test the result to see whether it is positive, negative, or zero (this takes two sequential tests) and skip accordingly. Try writing a program that makes a series of magnitude tests to determine whether a given byte is an ASCII control character (0-1F Hex), punctuation mark, number, or letter. The values of the ASCII character set are listed on the summary instruction card.

SYNERTEK SYSTEMS CORPORATION

PROGRAMMER

PROGRAM

ŏ

Page

DATE

TEST ROUTINE

M

BIT

| | | | | | | | | | | | | | | |
|--------------------------|------------|-------------------------|----------|--------------------------|----------------|------------------|--------|------|------|------|--|--|--|------|
| COMMENTS | BIT 3 MASK | (USE DIFFERENT VALUES) | GET HASK | COMPARE AND SET ZERO BIT | NO BIT, RETURN | DEEP ANNUNCIATOR | RETURN | | | | | | | |
| OPERAND | | | MASK | 7557 | НОНЕ | BEEP | | | | | | | | |
| MNEMONIC | | | 407 | 817 | 360 | JMP | RTS | | | | | | | |
| LABEL | MASK | TEST | | | | | HOHE | | | | | | | |
| IONS B3 | | | | | | 68 | | | | | | | | |
| INSTRUCTIONS B1 B2 B3 | | | 30 | 31 | 03 | 72 | | | | | | | | |
| | 00 | × | 49 | 54 | FØ | 40 | 60 | | | | | | | |
| ADDR | 30 | 31 | 28 | 202 | 204 | 206 | 503 | | | | | | | |

Figure 6-5. BIT 3 TEST ROUTINE

6.4 MULTIPLICATION

The sample program described here multiplies two one-byte unsigned integers and stores the results in two bytes. Note that in any base of two or more, the product of two numbers may be as long as the sum of the lengths of the numbers. In decimal, $99 \times 99 = 9801$; in Hex FF X FF= FE01.

Since many programs will involve multiplication, it is not good practice to write a multiplication routine every time the need comes up. The sample is set up as a subroutine to allow it to be used by many programs. Serious programmers will usually wind up with libraries of subroutines specialized for their applications.

How to Multiply

Multiplication is normally introduced to students as a form of sequential addition. Humans can in fact multiply 22 (decimal) by 13 by performing an addition:

$$22 + 22 + 22 \dots 22 = 286$$

This technique is of course foolish -- it involves a lot of work and a high probability of error. It would be easy to write a program that would multiply this way (try it) but it would be a terrible waste of time.

How then to multiply? We could use a table. Humans use memorized tables that work up to about 10×10 :

$$7 X 8 = 56$$

Humans cannot, however, remember well enough to know that:

$$22 \times 13 = 286$$

Computers, of course, can "remember" an arbitrarily large table. But the table for the problem at hand would have FFFF entries, which is far too many for practicality.

Humans solve the problem by breaking the multiplication down into smaller steps. We multiply one factor, one digit at a time, by each digit of the other factor in turn. Then we shift some of the partial products to the left and add:

We would multiply the binary equivalents of the numbers the same way:




Figure 6-6. GENERAL MULTIPLICATION FLOWCHART

A little figuring will verify that the result is correct. Note that the "tables" for multiplying binary numbers by a single digit are very simple — a number times one is itself; a number times zero is zero. We can multiply, then, by using a series of additions and shifts, as shown in the flow chart below. The first factor is eight bits long; the second is extended to two bytes (the high-order byte is zero), and the result goes into two bytes set initially to zero. The flowchart in Figure 6-6 is general and not suitable for direct coding.

This procedure could be coded quite easily. Each bit test on the first factor could be made with a different mask as shown in the previous example. Note, however, that the same basic set of instructions is repeated eight times, wasting memory space. A more efficient routine would loop over the same code eight times.

The more efficient routine could also use eight masks, but there's a simpler way. Simply shift the factor to the left once per addition. The bit to be tested will wind up in the CARRY indicator, and we can simply test that. Figure 6-7 is a more formal flowchart of the multiply routine as it is coded that it includes the coding details. The coding chart is shown in Figure 6-8.

Testing

The listing below shows one way to key in the program. The code occupies the RAM space from 200 to 222 Hex. The factor come from locations 21 and 22; the product goes to locations 23 and 24.

Note that the original factors are destroyed by the routine. If it is necessary to preserve them for other subroutines, simply copy them into unused memory locations and perform the multiplication on the copies.

Division

Try to write a parallel routine for performing integer division that divides a two-byte quotient and a two-byte remainder. You may wish to test the remainder and, if its MSB is one, round the result by incrementing the quotient.

Arithmetic

The examples given so far show some basic integer arithmetic techniques. They may be expanded easily for double-precision operation. (Multiply two bytes by two bytes for a four-bit product. Use double-precision addition and fifteen shifts instead of seven.)




Figure 6-7. DETAILED MULTIPLICATION FLOWCHART



OGRAMMER_

띮

SINGLE - PRECISION MULTIPLY ROUTHE

| | | | | | | T | 1 | $\overline{}$ | | П | | | | T | | | T | | | | |
|-------|--------------------------|------------------|---|------------------------------|----------------------|----------------------------|--------------------|--|-------------|-------------------------------|------------------|-----------------------|-------------------------------|------------------|----------------------|------------------------------|------------------------------------|---------------------------------------|---------------------------------|----------------------------------|--|
| | COMMENTS | ZERO ACCUMULATOR | SET TEMPAGARY STORAGE LOCATION (20) TO ZERO | " LOW BYTE RESULT " (23) " " | " (116H " " (24) " " | SET X TO B TO COUNT SHIFTS | SHIFT FACTOR RUGHT | IF CARRY = O SKIP ADDITION, GO TO ZERBIT | CLEMR CARRY | GET LOW BYTE ASSEMBLED SO FAR | ADD CURRENT TERM | SAVE UPDATED LOW BYTE | GET HICH BYTE ASSEMBLED SOFAR | ADD CURRENT TERM | SAVE UPWATED HI BYTE | SHIFT LEFT FOR NEXT ADDITION | SHIFT HIGH BYTE LEFT (ENTER CARRY) | DECREMENT INDEX REGISTER (COUNT ADDS) | IFX >0, GO BACK AND DO WEXT ADD | DONE; GO BACK TO CALLING ROUTINE | |
| | OPERAND | #0 | INH! (20) | OUTLO (23) | OUTH! (24) | #8 | 1N2 (22) | ZERBIT (+D) | | 00710 | /w1 | σύπο | OUT HI | TEMPHI | OUTHI | /NI | INHI | | MORE | | |
| -/W 3 | MNEMONIC | <i>PQ7</i> | 57.4 | 57.4 | 57.4 | X07 | 72K | 300 | 272 | 407 | ADC | 57.4 | 707 | ADC | 57.A | A5L | ROL | DEX | BNE | RT5 | |
| | LABEL | MULTI | | | | | MORE | | | | | | | | | ZERBIT | | | | | |
| | IONS B3 | - | | | | | | | | | | | | | | | | | | | |
| | INSTRUCTIONS B1 B2 B3 | 8 | 20 | 23 | 24 | 80 | 22 | 00 | | 23 | 2/ | 23 | 24 | 20 | 24 | 2/ | 20 | | £8 | _ | |
| | | 49 | 85 | 85 | | 42 | 146 | 90 | 8/ | 45 | 65 | 85 | AS | 65 | 85 | 06 | 26 | CA | 20 | 60 | |
| | ADDR | 28 | 202 | 204 | 206 | 208 | ZOA | 20C | 305 | 20 % | 112 | 2/3 | 215 | 217 | 219 | 2/8 | 210 | 21F | 250 | 222 | |

Figure 6-8. SINGLE-PRECISION MULTIPLY ROUTINE

CHAPTER 7

OSCILLOSCOPE OUTPUT FEATURE

7.1 INTRODUCTION

Your SYM-1 module is hardware-equipped to allow you to use an ordinary oscilloscope as a display device. In this section, we will describe the hardware and connections between the system and the oscilloscope and also provide a listing of a software driver for this output. This listing is just one way of handling the oscilloscope output; you may wish to modify it or develop your own.

7.2 OPERATION OF OSCILLOSCOPE OUTPUT

The circuitry shown in the detail on the schematic (Figure 4-9) enables the SYM to output alphanumeric characters to an oscilloscope. The circuitry is adapted from a published schematic and was included on the SYM to help relieve the bottleneck found on most single-board computers, i.e., the 7 segment displays. Many things can be done with the scope-out circuit, like displaying alphanumeric characters, bar graphs, and game displays. The alphanumeric output is usually organized as 16 or 32 characters, each character being a 5-by-7 dot matrix. The characters could be English, Greek or Cuneiform, or could even be stick-men, cars, dog houses, or laser guns.

The "video" signal from the collector of Q10, is 3V peak-to-peak with a cycle time of about 50 ms (using the suggested software driver included in section 7.3). The sync pulse which begins the line should synchronize all triggered sweep scopes and most recurrent sweep scopes. In the driver which follows, sync could be brought out on a separate pin by replacing the code from SYNC to CHAR with a routine that would output a pulse on PB4 or some other output line.

7.2.1 Connection Procedures

Connect the oscilloscope vertical input to pin R on connector AA ("scope out") and connect scope ground to pin 1 of connector AA (SYM ground). Start the software and adjust the scope for the stable 32-character display. If the sync pulse was output on PB4, connect the scope's trigger to pin 4 of connector AA.

7.2.2 Circuit Operation

The operation of the circuit is simple. Basically, the circuit is a sawtooth waveform generator whose output is sometimes the sawtooth and sometimes ground. The sawtooth is generated by the current source, Q9-Q17-R42-R43, charging C9. When C9 gets up to about 3V the discharge path, Q19-Q18-R41-R44, shorts it back to ground due to a pulse sent out by CA-2. The sawtooth waveform is shown below and forms the columns of the display.

By pulling the sawtooth to ground with Q10 any columns or portions thereof can be "removed" from the display. The result of this can be seen below:



The sawtooth is pulled to ground by bringing CB-2 high.

Because Q10 in the "ON" state will cause loading of C9 (thru R45) and C9 will charge a little more slowly, the time for a "dark" column should be slightly longer than for a "light" column.

If more than 8 vertical dots are desired, the charging rate of C9 must be slowed by lowering the charging current. R42 controls the charging current and can be increased up to about 10K before the loading effects of R45 get completely out of hand.

7.3 USING OUR SOFTWARE

The program listing in Table 7-1 is one way of handling oscilloscope output. After entering the program and character table and attaching an oscilloscope to the scope output, enter the following commands:


Comments

| | | Change | SCANVEC. | (DISPLAY | GOES | BLANK) |
|---------------------|----------------------|--------|----------|----------|------|--------|
| | | Change | OUTVEC. | | | |
| <u>.SD</u> <u>5</u> | 60, A661 (CR) | Change | INVEC. | | | |

Now enter any stream of characters from the HKB to fill SCPBUF.

Put the scope input on AC couple and the trigger on DC couple. Adjust the time base, attenuation, and trigger until the display becomes readable. If your screen is very small, you may wish to change the number of characters per line by adjusting the value at location \$0506.

Example: Creating translation table for scope driver.



Each byte corresponds to a single column, with each bit corresponding to a single dot.

sigma = \$C6, \$AA, \$92, \$82, \$C6

Bit \emptyset is always \emptyset to raise the character off of the Ground line.

Table 7-1. OSCILLOSCOPE OUTPUT DRIVER SOFTWARE LISTING

| | | idbic / ii | OSCIELOSCOI L | OUTFUL DRIVE | ER SOFTWARE LISTING | | | | | | | |
|--------------|--------------|-------------------|---|---|---|--|--|--|--|--|--|--|
| LINE | # LOC | CODE | LINE | | | | | | | | | |
| 0002 | 0000 | | # SCOPE LIN | E DRIVER 05. | /01/78 | | | | | | | |
| 0003 | 0000 | | ; USES CHARACTER SET IN TABLE SYMBLS | | | | | | | | | |
| 0004 | 0000 | | ; 5 BYTES PER CHAR | | | | | | | | | |
| 0005 | 0000 | | <pre># ENTRY 'LINE' IS ANALOGOUS TO 'SCAND'</pre> | | | | | | | | | |
| 0006 | 0000 | | # BELOW ROUTINES HKEY AND HDOUT INTERFACE TO HEX | | | | | | | | | |
| 0007 | 0000 | | | | | | | | | | | |
| 0008 | 0000 | | | ; AND RELATED TO ASCII TABLE IN MONITOR ROM | | | | | | | | |
| 0009 | 0000 | | | | SS A MAX OF 51 CHARS | | | | | | | |
| 0010 | 0000 | | TXTSHV =\$8AG SCNVEC =\$AGG | | | | | | | | | |
| 0012 | 0000 | | GETKEY =\$88 | | | | | | | | | |
| 0013 | 0000 | | KEYQ =\$89 | | | | | | | | | |
| 0014 | 0000 | | SAVER =\$810 | | | | | | | | | |
| 0015 | 0000 | | BEEPP3 =\$891 | | | | | | | | | |
| 0016 | 0000 | | ASCIM1 =\$8BI | | | | | | | | | |
| 0017 | 0000 | | RESALL =\$810 | C4 | | | | | | | | |
| 0018 | 0000 | | PCR3 =\$AC | oc oc | CA2,CB2 = SCOPE | | | | | | | |
| 0019 | 0000 | | TXTCTR =\$03 | FE | | | | | | | | |
| 0020 | 0000 | | COLCTR =\$031 | E. E. | | | | | | | | |
| 0021 | 0000 | | TEXT =\$A60 | 00 | SCOPE BUFFER IN SYS RAM | | | | | | | |
| 0022 | 0000 | | SYMBLS =\$040 | 00 | CHARACTER TABLE | | | | | | | |
| 0023 | 0000 | | * =\$5(| | | | | | | | | |
| 0024 | 0500 | A9 EE | LINE LDA: | | #DISCHARGE CAP | | | | | | | |
| 0025 | 0502 | 8D OC AC | STA I | | A H - 2511 A 2525 - 2512 P5 - 1 - 25 5122 | | | | | | | |
| 0026 | 0505 | A9 21 | | #32+1 ******* | # CHARS PER LINE | | | | | | | |
| 0027 0028 | 0507 050A | 8D FE 03 A9 CC | SYNC LDA : | TXTCTR **CC | CHARGE CAP FOR SYNC | | | | | | | |
| 0028 | 050C | 8D OC AC | STA I | | ACULATOR CHL LOW STAC | | | | | | | |
| 0030 | 050F | A2 EA | LDLY LDX : | | #LONG DELAY ! | | | | | | | |
| 0031 | 0511 | CA | DEX | H 4. 1 1 L | 2 to S2 I V See Action to F I I | | | | | | | |
| 0032 | 0512 | DO FC | | LDLY+1 | | | | | | | | |
| 0033 | 0514 | CE FE 03 | CHAR DEC | TXTCTR | 1LOOP HERE FOR CHAR | | | | | | | |
| 0034 | 0517 | AE FE 03 | LDX | TXTCTR | | | | | | | | |
| 0035 | 051A | DO 03 | BNE I | POIMEG | | | | | | | | |
| 0036 | 051C | 4C 23 89 | EXIT JMP 1 | KEYQ | ∮SCAN K® AND RETURN | | | | | | | |
| 0037 | 051F | | ÿ | | | | | | | | | |
| 0038 | 051F | BD FF A5 | | | POINTER MANUFACTURER | | | | | | | |
| 0039 | 0522 | OA | ASL A | | PPTR X 4 + PTR | | | | | | | |
| 0040 | 0523 | OA | ASL A | A | | | | | | | | |
| 0041 0042 | 0524 | 18 7D FF A5 | CLC | TEXT-1,X | #MULT'PY BY 5 | | | | | | | |
| 0042 | 0525 0528 | AA | TAX | 16.71~197 | A LOCATION CONTRACTOR | | | | | | | |
| 0044 | 0529 | A9 06 | LDA : | # 4 | | | | | | | | |
| 0045 | 052B | 8D FF 03 | | COLCTR | | | | | | | | |
| 0046 | 052E | A9 EE | COLUMN LDA | | #LOOP HERE FOR COL'S | | | | | | | |
| 0047 | 0530 | 8D OC AC | STA I | | IDISCHARGE CAP | | | | | | | |
| 0048 | 0533 | CE FF 03 | DEC (| COLCTR | | | | | | | | |
| 0049 | 0536 | 30 DC | BMI (| CHAR | #BRANCH IF DONE W/6 COL'S | | | | | | | |
| 0050 | 0538 | DO 02 | | COLUP | | | | | | | | |
| 0051 | 053A | A2 00 | LDX : | | FINTER CHAR SPACE | | | | | | | |
| 0052 | 053C | A9 EC | COLUP LDA : | | START RAMP UP | | | | | | | |
| 0053 | 053E | 8D OC AC | STA F | PCR3 | F BUT HOLD DOT DOWN | | | | | | | |
| 0054 | 0541 | E8 | INX | | *NEXT COL | | | | | | | |
| 0055 | 0542 | 8A | TXA | | \$SAVE X | | | | | | | |
| 0056 | 0543 | 48 | PHA | | | | | | | | | |

Table 7-1. OSCILLOSCOPE OUTPUT DRIVER SOFTWARE LISTING (Continued)

| LINE | # LOC | | co | 0E | LÎNE | | | |
|--------------|--------------|------------------|----------|-------|-------------------------|-----------|----------------|---|
| 0057 | 0544 | | FF | 03 | | | SYMBLS-1,X | |
| 0058 | 0547 | | 08 | | | LDY | | COUNT DOTS |
| 0059 | 0549 | 88 | | | рот | DEY | | |
| 0060 | 054A | | ()F | | | | CLEAN | 4 5 1 PM 5 2 PM - PM 5 1 - PM 5 1 - PM 5 2 PM 5 2 M |
| 0061 | 0540 | 40 | | | | LSR | | NEXT DOT IN CARRY |
| 0062 0063 | 054D 054F | | O4 EC | | DARK | | LIGHT #\$EC | <pre>#C SET = LIGHT, C CLEAR = DAR #PULL OUTFUT LOW</pre> |
| 0064 | 0551 | | 02 | | DERVIN | | *+4 | FIGEL GOTT OF LOW |
| 0065 | 0553 | | CC | | LIGHT | | #\$CC | OUTPUT FOLLWS RAMP UP |
| 0066 | 0555 | | 00 | ۵n | L. J. CFT 1 | | PCR3 | YOUT OF TOLLWO NAME OF |
| 0067 | 0558 | | 49 | | | | por | |
| 0068 | 055B | 68 | • • | 0.0 | CLEAN | PLA | | ≱RESTORE X |
| 0069 | 055C | AA | | | W. S. S. S. T. T. T. V. | TAX | | 7 15 ba ar 1 Sect Via - 7 V |
| 0070 | 055D | | 2E | 0.5 | | | COLUMN | |
| 0071 | 0560 | , | | ., | ŷ | | | |
| 0072 | 0560 | | | | ŷ | | | |
| 0073 | 0560 | 20 | AF | 88 | HKEY | JSR | GETKEY | GET KEY + ECHO TO SCOPE |
| 0074 | 0563 | | 88 | | SCPDSP | JSR | SAVER | FILL SCPBUF FROM ASCII IN A |
| 0075 | 0566 | 29 | 7F | | | ЦИA | # 事 フド | |
| 0076 | 0568 | 09 | | | | | #\$07 | #BELL? |
| 0077 | 056A | DО | | | | | NBELL | |
| 0078 | 0560 | 4 C | 75 | 89 | | | BEEPP3 | • |
| 0079 | 056F | | | | | | | N MONITOR ROM |
| 0080 | 056F | A2 | | | NBELL | | #\$36 | |
| 0081 | 0571 | | EE | 88 | 0002 | | ASCIM1,X | |
| 0082 | 0574 | FΟ | 06 | | | | GOTX | |
| 0083 | 0576 | CA | | | | DEX | | |
| 0084 | 0577 | $\mathfrak{D}()$ | | | | | 0002 | |
| 0085 | 0579 | | 04 | 81 | | | RESALL | FNOT IN TABLE |
| 0086 | 0570 | CA | | | GOTX | DEX | | |
| 0087 | 0570 | 88 | | | | TXA | | |
| -0088 | 057E | 09 | | | • | | #\$0B | TABLE NOT CONTINUOUS |
| 0089 | 0580 | 90 | 0.5 | | | | GOOD | |
| 0090 | 0582 | 38 | 25 100 | | | SEC | H F" | 6 6 75 11 (25 75 - 5 7 C) 25 25 3 1 1 T T T 5 2 |
| 0091 | 0583 | E9 | 05 | | even com | SBC | # O | ADJUST DISCONTINUITY |
| 0092 0093 | 0585 0586 | CA | 06 | OΛ | GOOD | | TYTCHO | SHOVE SCPBUF DOWN |
| 0093 | | | | | | | RESALL | A DUDAE OCH DOMA |
| 0094 | 0589 0580 | | C4 63 | | нроит | | | FCHAR TO SCPBUF AND SINGLE SCA |
| 0095 | 058F | | os 6F | | ridicio I | | SCNVEC | ACTUAL TO SELECTE AND STRUCT OF |
| 0097 | 0592 | ^9 L. | O+ | rt C) | | .ENI | | |
| 0077 | V J 7 Z | | | | | * ## (A.) | u! | |

Table 7-1. OSCILLOSCOPE OUTPUT DRIVER SOFTWARE LISTING (Continued)

```
; 8X5 MATRIX CHAR SET FOR SCOPE LINE DRIVER
; CONTAINS ALL HEX KB CHARS
 FIRST BYTE OF TABLE MUST BE OO
 EACH CHAR : FIRST BYTE = LEFTMOST COLUMN,
              MSB = TOP DOT, LSB = 0, BIT 1 = BOTTOM DOT
*=$400 $PAGE 4 ALLOCATED TO CHARACTER SET
.BYT $00,$70,$92,$A2,$70 }ZERO
.BYT $00,$42,$FE,$02,$00
                          #ONE
BYT $4E,$92,$92,$92,$62 }TWO
.BYT $44,$82,$92,$92,$6C $THREE
.BYT $18,$28,$48,$FE,$08
                          #FOUR
.BYT $E4,$A2,$A2,$A2,$A2,$9C
                          #FIVE
.BYT $30,$52,$92,$92,$00
.BYT $86,$88,$90,$A0,$CO
                          # SEVEN
.BYT $6C,$92,$92,$92,$6C
                          ∌EIGHT
BYT $60,$92,$92,$94,$78 $NINE
.BYT $3E,$50,$90,$50,$3E $A
BYT $00,$1E,$86,$4A,$32
                          - ≇CZR
*BYT $10,$10,$10,$10,$10,$10 PDASH
.BYT $82,$44,$28,$10,$00 }RIGHT ARROW
.BYT $FE,$FE,$FE,$FE,$FE
                          9 SH
.BYT $7C,$82,$82,$8A,$4E
.BYT $FE,$90,$98,$94,$62
                          9 M
BYT SFE, $40, $30, $40, $FE
.BYT $FE,$02,$02,$02,$02
BYT $44,$A2,$92,$8A,$44 ;52
.BYT $80,$80,$80,$80,$80 fUO
.BYT $02,$02,$02,$02,$02,$02 }U1
.BYT $82,$82,$82,$82,$82,$82
                          #H2
.BYT $FE,$00,$00,$00,$00
                          0113
.BYT $FE,$00,$00,$00,$FE #U4
.BYT $1E,$12,$12,$12,$12,$1E
                          - j U5
.BYT $F0,$90,$90,$90,$F0
                          - j US
.BYT $80,$80,$80,$80,$FO $U7
.BYT $04,$02,$02,$02,$02,$FC
.BYT $E0,$18,$06,$18,$E0
.BYT SEF, SEF, SEF, SEF, SEF
                          ∌ASCII
.BYT $FE,$92,$92,$92,$60
.BYT $70,$82,$82,$82,$44 #C
.BYT $FE,$82,$82,$82,$82,$7C }D
.BYT $FE,$92,$92,$82,$82
.BYT $FE,$90,$90,$80,$80 $F
.BYT $44,$A2,$92,$8A,$44 $SD
.BYT $10,$10,$70,$10,$10 ;+
.BYT $00,$10,$28,$44,$82 $<
.BYT $00,$00,$00,$00,$00 $SH
,BYT $FE,$02,$02,$02,$02,$02 }LP
.BYT $44,$A2,$92,$8A,$44 $SP
.BYT $FE,$04,$08,$04,$FE #W
.BYT $FE,$02,$02,$02,$02,$02 }L1
.BYT $44,$A2,$92,$8A,$44 $S1
.BYT $00,$06,$06,$00,$00 $DECIMAL
.BYT $00,$00,$00,$00,$00 $BLANK
.BYT $40,$80,$8A,$90,$60 ;QUESTION
.BYT $FE,$90,$90,$90,$60 $F
*END
```

CHAPTER 8

SYSTEM EXPANSION

This chapter discusses the means by which you can expand your SYM-1 microcomputer system by adding memory and peripheral devices to its basic configuration. By now, you realize that data access, whether from RAM, PROM or ROM is a function of addressing interface devices (i.e., 6522's and 6532). Hardware has been built into your SYM-1 module to allow large-scale expansion of the system. A thorough understanding of the SYM-1 System Memory Map (Figure 4-10) will aid considerably in understanding how to expand your system.

8.1 MEMORY EXPANSION

Your SYM-1 module comes equipped with 1K of on-board RAM. It also contains all address decoding logic required to support an additional 3K on-board with no changes by you. In other words, to add 3K of on-board RAM, all you need to do is purchase additional SY2114 devices and plug them into the sockets provided on your board. Your PC board is marked for easy identification of 1K memory blocks. RO equals the lower 1K block and R3 equals the upper 1K block. LO means low order data lines (D0-D3) and HI means high order data lines (D4-D7).

You will recall that the lowest 8K memory locations are defined by an address decoder included on your SYM-1 module (a 74LS138). The eight outputs of this decoder $(\overline{00}-\overline{1C})$ each define a 1K block of addresses in the lowest 8K of the Memory Map. Four of the outputs $(\overline{00},\overline{04},\overline{08},\overline{0C})$ are used to select the on-board static RAM. The remaining four outputs $(\overline{10},\overline{14},\overline{18},\overline{1C})$ are used to interface to the Application Connector (Connector "A"), where you can use them to add another 4K of off-board memory. Again, no external decoding logic is required. By this simple means, you can convert your SYM-1 module into an 8K device quickly. Figure 8-1 shows you how to interface these decode lines at the connector for your SYM-1 system.

To go beyond this 8K size, conceivably up to the maximum 65K addressability limit of the SYM CPU, you could build or buy an additional memory board with on-board decoding logic. In this case, you will use the Expansion Connector (Connector "E") in a manner shown schematically in Figure 8-2. Note that the three high-order address bits (AB13-AB15) not used in the earlier expansion are brought to this connector as shown. These are then used with a decoder to create outputs $\overline{M0}$ through $\overline{M7}$, which in turn are used to select and de-select additional decoders (line receivers). You need add only as many decoders (one for each 8K block of memory) as you need for the expansion you require.

Incidentally, the line receivers shown in Figure 8-2 are provided for electrical reasons. There are loading limitations on the address bus lines of the 6502 CPU, which require the insertion of these receivers. (For your information, each 6502 address line is capable of driving one standard TTL load and 130pf of capacity.)

You should make a careful study of the loading limitations of the required SYM-1 lines before deciding on memory expansion size and devices. It is likely you will want to use additional buffer circuits to attain "cleaner" operation of your expanded memory in conjunction with your SYM-1 system.

4K MEMORY EXPANSION




Figure 8-1. 4K MEMORY EXPANSION




Figure 8-2. MEMORY - I/O EXPANSION TO 65K

8.2 PERIPHERAL EXPANSION

As you already know, the SYM-1 microcomputer system includes 51 I/O lines. This means, theoretically, that you could drive as many as 51 peripheral lines (plus 4 control lines) with your SYM-1.

Using either Application Connector ("A" or "AA"), you can add most commercially available printers or other devices requiring parallel interfaces, although you will have to create your own software driver for the printer. Since the provision of that driver is, to some extent, dependent upon the printer you purchase, we do not attempt to discuss the implementation of the software in this manual.

You can expand your SYM-1 system's peripheral I/O capability easily and quickly merely by installing an additional SY6522 in the socket provided for that device. This will give you 16 additional on-board data lines with no requirement for additional work (beyond the software driver) on your part. To go beyond that level, you must use the Expansion Port (Connector "E") described earlier.

Again, we emphasize that the proper understanding and use of the Memory Map in Figure 4-10 will allow you to use your imagination in expanding the I/O capability of your SYM-1 system. Its flexibility is extremely broad and the fact that all I/O and memory are handled as an addressing function allows you expandability to the full capability of the 6502 CPU itself.

CHAPTER 9

ADVANCED MONITOR AND PROGRAMMING TECHNIQUES

This chapter contains information which you will find useful as you explore the more sophisticated capabilities of your versatile SYM-1 microcomputer system. As we have pointed out many times, the SYM-1 is the most flexible and expandable monitor of its kind. The SUPERMON monitor uses transfer vectors and other techniques to allow you to modify its operation, and these are provided in detail in this chapter. In addition, the extended use of debug and trace facilities, which are invaluable tools as your programming skill advances, are explained. The use of the Hex keyboard provided on your SYM-1 for configurations using a printer (or other serial device) without a keyboard is also described. And last, an example and discussion of extending SUPERMON's command repertoire.

9.1 MONITOR FLOW

SUPERMON is the 4K byte monitor program supplied with your SYM-1. It resides in locations 8000-8FFF on a single ROM chip. It shares the stack with user programs and uses locations 00F8-00FF in Page Zero. In addition, it uses locations A600-A67F (RAM on the 6532), which are referred to as 'System RAM'. Since these locations are dedicated to monitor functions SUPERMON write protects them before transferring control to user programs.

The flowcharts in Figures 9-1 through 9-5 will demonstrate the major structure of SUPERMON. You will notice that GETCOM (and its entry, PARM), DISPAT, and ERMSG are subroutines, and therefore available for your programs' use. Note that a JSR to ACCESS to remove write protection from System RAM is necessary before using most monitor routines. Also, notice that the unrecognized command flow (error) is vectored. Thus, you can extend the monitor with your own software.

9.2 MONITOR CALLS

SUPERMON contains many subroutines and entry points which you will want to use in order to save memory and code and avoid duplication of effort. Table 9-1 is a summary of calls and their addresses.

The three calls which you will most commonly use are:

| JSR | ACCESS | (address | 8B86) | (must | be | called | before | using | LED | display) |
|-----|--------|----------|-------|-------|----|--------|--------|-------|-----|----------|
| JSR | INCHR | (address | | | | | | Ŭ | | • • |
| JSR | OUTCHR | (address | 8A47) | | | | | | | |

ACCESS is used to unwrite-protect system RAM. In performing the input/output, these routines save all registers and use INVEC and OUTVEC, so all you need be concerned with when using them are the ASCII characters passed as arguments in the accumulator.

9.3 MONITOR CALLS, ENTRIES AND TABLES

Table 9-1, which occupies the next several pages of this Chapter, provides you with a comprehensive list of important subroutine symbolic names, addresses, registers and functions of SUPERMON monitor calls, entry points and tables. With this data, you can more easily utilize SUPERMON to perform a wide variety of tasks. All (except those marked with an asterisk) are callable by JSR.

Table 9-1. MONITOR CALLS, ENTRIES AND TABLES

| NAME | ADDRESS | REGISTERS ALTERED | FUNCTION (S) |
|---------|---------|----------------------|---|
| *MONITR | 8000 | | Cold entry to monitor. Stack, D flag initialized, System RAM unprotected. |
| *WARM | 8003 | | Warm entry to monitor |
| USRENT | 8035 | | User pseudo-interrupt entry - saves all registers when entered with JSR. Displays PC and code 3. Passes control to monitor. |
| SAVINT | 8064 | ALL | Saves registers when called after interrupt. Returns by RTS. $$ |
| DBOFF | 80D3 | A,F | Simulates depressing debug off key. |
| DBON | 80E4 | A,F | Simulates depressing debug on key. |
| DBNEW | 80F6 | A,F | Release debug mode to key control. |
| GETCOM | 80FF | A,F | Get command and 0-3 parameters. No error: A=0D (carriage return) Error: A contains erroneous entry. |
| DISPAT | 814A | A,F | Dispatch to execute blocks. Dispatch to URCVEC if error. At return, if error: Carry set, A contains byte in error. |
| ERMSG | 8171 | F | If Carry set, print (CR)ER NN, where NN is contents of A. |
| SAVER | 8188 | None | Save all registers on stack. At return, stack looks like: F (See paragraph 9.9) A X Y |
| *RESXAF | 81B8 | restored | Jumped to after SAVER, restore registers from stack except A,F unchanged, perform RTS. |
| *RESXF | 81BE | restored | Jumped to after SAVER, restore registers from stack except F unchanged, perform RTS. |
| *RESALL | 81C4 | restored | Jumped to after SAVER, restore \underline{all} registers from stack, perform RTS. |
| INBYTE | 81D9 | A,F | Get 2 ASCII Hex digits from INCHR and pack to byte in A. If Carry set, V clear, first digit non-Hex. If Carry set, V set, second digit nonHex. N and Z reflect compare with carriage return if Carry set. |

^{*}Do not enter by JSR.

Table 9-1. MONITOR CALLS, ENTRIES AND TABLES (Continued)

| NAME | ADDRESS | REGISTERS | FUNCTION (S) |
|--------|---------|-----------|--|
| PSHOVE | 8208 | X,F | Shove Parms down 16 bits; Move: P2 to P1 P3 to P2 zeros to P3 |
| PARM | 8220 | A,F | Get 0 to 3 parameters. Return on (CR) or error. A contains last character entered. Flags reflect compare with (CR). |
| ASCN1B | 8275 | A,F | Convert ASCII character in A to 4 bits in LO nibble of A. Carry set if non-Hex. |
| OUTPC | 82EE | A,X,F | Print user PC. At return, A=PCL, X=PCH. |
| OUTXAH | 82F4 | F | Print X,A (4 Hex digits) |
| OUTBYT | 82FA | F | Print A (2 Hex digits) |
| NIBASC | 8309 | A,F | Convert LO nibble of A to ASCII Hex in A. |
| COMMA | 833A | F | Print comma. |
| CRLF | 834D | F | Print (CR) (LF). |
| DELAY | 835A | F | Delay according to TV. (Relation is approximately logarithmic, base=2). Result of INSTAT returned in Carry. |
| INSTAT | 8386 | F | If key down, wait for release. Carry set if key down. (Vectored thru INSVEC) |
| GETKEY | 88AF | A,F | Get key from Hex keyboard (more than one if SHIFT or ASCII key used) return with ASCII or HASH code in A. Scans display while waiting (vectored through SCNVEC). |
| HDOUT | 8900 | A,X,Y,F | ASCII character from A to Hex display, scan display once, return with $Z=1$ if key down. |
| KEYQ | 8923 | A,F | Determine if key down on Hex keyboard. If down, then \mathbf{Z} . $\mathbf{Z} = \mathbf{O} \in \mathbb{N} \times \mathbb{N} = 1$. |
| KYSTAT | 896A | A,F | Determine if key down. If down, then Carry set. |
| BEEP | 8972 | None | BEEP on-board beeper. |
| HKEY | 89BE | A,F | Get key from Hex keyboard and echo in DISBUF. ASCII returned in A. Scans display while waiting (vectored thru SCNVEC) |
| _ | | | |

^{*}Do not enter by JSR

Table 9-1. MONITOR CALLS, ENTRIES AND TABLES (Continued)

| NAME | ADDRESS | REGISTERS | FUNCTION (S) |
|---------|---------|-----------|--|
| OUTDSP | 89C1 | None | Convert ASCII in A to segment code, put in DISBUF. |
| TEXT | 8A06 | F | Shove scope buffer down, push A onto SCPBUF. |
| INCHR | 8A1B | A,F | Get character (vectored thru INVEC). Drop parity, convert to upper case. If character CTL O (0F), toggle Bit 6 of TECHO and get another. |
| NBASOC | 8A44 | A,F | Convert low nibble of A to ASCII, output (vectored thru OUTVEC). |
| OUTCHR | 8A47 | None | Output ASCII from A (vectored thru OUTVEC). Output inhibited by Bit 6 of TECHO. |
| INTCHR | 8A58 | A,F | Get character from serial ports. Echo inhibited by Bit 7 of TECHO. Baud rate determined by SDBYT. Input, echo masked with TOUTFL. |
| TSTAT | 8B3C | A,F | See if break key down on terminal. If down, then Carry set. |
| *RESET | 8B4A | All | Initialize all registers, disable POR, stop tape, initialize system RAM to default values, determine input on keyboard or terminal, determine baud rate, cold monitor entry. |
| *NEWDEV | 8B64 | | Determine baud rate, cold monitor entry. |
| ACCESS | 8B86 | None | Un-write protect System RAM. |
| NACCESS | 8B9C | None | Write protect System RAM. |
| *TTY | 8BA7 | A,X,F | Set vectors, TOUTFL, and SDBYT for TTY. |
| *DFTBLK | 8FA0 | Table | Default block - entirely copied into System RAM (A620 - A67F) at reset. |
| *ASCII | 8BEF | Table | Table of ASCII codes and HASH codes. |
| *SEGS | 8C29 | Table | Table of segment codes corresponding to ASCII codes (above). |

^{*}Do not enter by JSR

SPACE 8342 NONE PRINTS SPACE.

MAIN MONITOR FLOW




Figure 9-1. MAIN MONITOR FLOW 9-5




Figure 9-2. GETCOM FLOWCHART




Figure 9-3. PARM FLOWCHART




Figure 9-4. DISPAT FLOWCHART




Figure 9-5. ERMSG FLOWCHART

9.4 VECTORS AND INTERRUPTS

A concept which is very important in understanding the SY6502 and SUPERMON is that of a transfer vector. A transfer vector consists of two or three locations at a fixed address in memory. These locations contain an address, or a Hex 4C (JMP) and an address. The address is in low-order, high-order byte order.

As an example, consider the function of outputting a character. In some cases, the character is to go to the display, in others to a terminal device. The action required in each case is radically different. It would be inefficient, in code and in time, to make the decision before outputting each character. The solution is a transfer vector. Whenever SUPERMON must output a character, it performs a JSR to OUTCHR. OUTCHR saves all registers, then performs a JSR to OUTVEC (at A663, in System RAM). If you are working at the Hex keyboard OUTVEC will contain a JMP HDOUT. HDOUT is the subroutine which will enter a character, in segment code, into the display buffer. If you are using a TTY or CRT, OUTVEC will contain a JMP TOUT. TOUT is the subroutine which sends a character, one bit at a time, to the serial I/O ports. When HDOUT or TOUT performs an RTS, control passes back to OUTCHR. OUTCHR restores the registers and performs an RTS, returning control to the caller.

Notice that the calling routine need not worry where the output is going. It is all taken care of by OUTCHR and OUTVEC.

When a vector is to be referenced by a JMP Indirect, only two bytes are required. Two-byte vectors are normally used only for interrupts.

An **INTERRUPT** is a method of transferring program control, or interrupting, the processor during execution. There are three interrupts defined on the SY6502:

NMI -- non-maskable interrupt

RST -- reset/power-on IRQ -- interrupt request

When one of these interrupts occurs, the processor pushes the PC register and the Flags register onto the stack, and gets a new PC from the INTERRUPT VECTOR. The interrupt vectors are located at the following addresses:

FFFA,FFFB -- NMI FFFC,FFFD -- RESET FFFE,FFFF -- IRQ

These locations must contain the addresses of programs which will determine the cause of the interrupt, and respond appropriately.

In the SYM-1, System RAM (A600-A67F) is duplicated at FF80-FFFF (it is "echoed" there). On Reset, SUPERMON points these vectors to its own interrupt-handling routines. When an interrupt occurs, SUPERMON displays the address where the interrupt occurred with one of the following codes indicating the cause of the interrupt:

0 = BRK instruction

 $\begin{array}{ccc}
1 & = & IRQ \\
2 & = & NMI
\end{array}$

USER ENTRY (caused by JSR to USRENT at 8035)

Because all registers are saved, a **(G) (CR)** will cause execution to resume at the point of interruption. The user can intercept interrupt handling by inserting pointers to user interrupt routines in TRCVEC, UBRKVC, NMIVEC, or IRQVEC. See Section 9.7.2 for a discussion of the User Entry pseudo-interrupt. Table 9-2 describes all vectors used by the Monitor.

Table 9-2. SUPERMON VECTORS

| NAME | LOCATION | FUNCTION |
|--------|-----------|--|
| INVEC | A660-A662 | Points to input driver. |
| OUTVEC | A663-A665 | Points to output driver. |
| INSVEC | A666-A668 | Points to routine which determines whether or not a key is down. |
| URCVEC | A66C-A66E | Unrecognized command. All unrecognized commands and parameter entry errors vectored here. Points to a sequence of: SEC - Set Carry RTS - Return |
| SCNVEC | A66F-A671 | Points to routine which performs one scan of display from DISBUF. |
| EXEVEC | A672-A673 | Points to RIN - get ASCII from RAM subroutine. |
| | | The Execute (E) command temporarily replaces INVEC with EXEVEC, saving INVEC in SCRA, SCRB. The Hi byte of EXEVEC must be different from the Hi byte of INVEC. |
| TRCVEC | A674-A675 | May be used to point to user trace routine after TRCOFF (See Section 9.6). |
| UBRKVC | A676-A677 | May be used to point to user BRK routine after IRQVEC. |
| UIRQVC | A678-A679 | May be used to point to user NON-BRK IRQ routine after IRQVEC. |
| NMIVEC | A67A-A67B | Points to routine which saves registers, determines whether or not to trace, based on TV. |
| IRQVEC | A67E-A67F | Points to routine which saves registers, determines whether or not BRK has occurred, and continues thru UBRKVC or UIRQVC. |

9.5 DEBUG ON and TRACE

When the DEBUG ON key on your SYM-1 is depressed, DEBUG mode is enabled. In DEBUG mode, an NMI interrupt occurs every time an instruction is fetched from an address that is not within the monitor. SUPERMON's response is to save the registers and display the PC, with code 2 (for NMI). With each (G) (CR), one instruction of the user program will be executed. This is called Single-Stepping.

In order to TRACE, alter the Trace Velocity (TV, at A656) to a non-zero value. (09 is a good value.) If you now enter (G) (CR), SUPERMON will display the PC and the contents of the accumulator, pause, and resume execution. Addresses and accumulator contents will flash by one at a time. To stop the flow, depress any key (Hex keyboard) or the BREAK key (terminal). Execution will halt. A (G) (CR) will resume execution. The length of the delay is related to TV (not linearly; try different values) and, of course, the baud rate, if you are working from a terminal.

9.6 USER TRACE ROUTINES

As the complexity of your programs increases, you may wish to implement other types of trace routines. To demonstrate how this is done, an example of a user trace routine is provided in Figure 9-6. It prints the op code of the instruction about to be executed, instead of the accumulator contents.

But first of all, we don't want to be interrupted during trace mode by responding to an interrupt (a problem called recursion). SUPERMON will handle this by turning DEBUG OFF, then back ON. However, to implement this program control of DEBUG, you must add jumpers W24 and X25 to your SYM-1 board (see Chapter 4).

Now that you have added the jumpers, we are ready to enter the program UTRC and change vectors.

First, enter the program UTRC as given in Figure 9-6. Then change NMIVEC to point to TRCOFF, which will save registers, turn DEBUG OFF, and vector thru TRCVEC:

SD 80C0,A67A (CR)

Now, point TRCVEC to UTRC.

SD 0380,A674 (CR)

Enter a non-zero value in TV, depress DEBUG ON, and you're ready to trace.

NOTE: BRK instructions with DEBUG ON will operate as two-byte instructions and should be programmed as 00,EA (BRK,NOP).

Also, the first instruction after leaving SUPERMON will not be traced.

```
LINE # LOC
               CODE
                            LINE
1002
     0000
                          # UTRC - USER TRACE ROUTINE -
1003
     0000
                          FRINT NEXT OF CODE INSTEAD OF ACCUMULATOR
1004
     0000
1005
     0000
                          OFFCOM =$8337
                                                    PRINT PC, PRINT COMMA
1006
     0000
                          POLR
                                 ##A659
1002
     0000
                          PCHR
                                  =$A65A
008
     0000
                                                    FPRINT BYTE FROM ACC, PRINT CRLF
                          OBCRLF = $834A
1009
     0000
                          DELAY
                                  =#835A
                                                    FOELAY BASED ON TV
1010
     0000
                          WARM
                                  =$8003
                                                    WARM MONITOR ENTRY
1011
     0000
                          TRACON =$80CD
                                                    FIURN TRACE ON, RESUME EXECUTION
1012
     0000
                          TΨ
                                  =$A656
                                                    *TRACE VELOCITY
1013
     0000
1014
     0000
                                  x==$380
                                                    ∮PUT IN HI RAM (ENTIRELY RELOCATE/
1015
     0380
            20 37 83
                          UTRO
                                 JSR OPPCOM
                                                    PRINT PC - COMMA
1016
     0383
            AD 59 A6
                                 LDA POLR
                                                    FUSE PC AS PTR TO OP CODE
1017
     0386
            85 FO
                                 STA $FO
1018
     0388
            AD 5A A6
                                 LDA PCHR
019
     0388
            85 F1
                                 STA #F1
020
     0389
            A0 00
                                 上DY 非O
021
     038F
            B1 F0
                                                    #PICK UP OF CODE
                                 LDA ($FO) yY
022
     0391
            20 4A 83
                                 JSR OBCRLE
                                                    FOUTPUT OF CODE, CRLF
023
     0394
            AE 56 A6
                                 LDX TV
                                                    #GET TRACE VELOCITY
024
     0397
            FO 05
                                 BEQ NOGO
                                                    INOGO IF ZERO
D25
                                                    DELAY ACCORDING TO TV
     0399
            20 5A 83
                                  JSR DELAY
                                 BCC GO
                                                    FCARRY SET IF KEY DOWN
026
     0390
            20 03
D27
     039E
            40 03 80
                          NOGO
                                 JMP WARM
                                                    FHALT
028
     03A1
                                 JMP TRACON
            40 CD 80
                                                    *CONTINUE
                          60
029
     0364
                                  .END
```

Figure 9-6. LISTING OF SAMPLE USER TRACE ROUTINE

USER TRACE EXAMPLE

.V 200,20A (CR) 0200 A9 00 A9 11 A9 22 A9 33,0A 0208 4C 00 02,58 0358 .SD 80C0,A67A (CR) Vector modification .SD 380,A674 (CR) Vector modification .G 200 (CR) Single-Step (Remember 0202,A9 to set DEBUG ON before each (G) (CR) G (CR) 0204,A9 .M A656(CR) A656,00,09(CR) Trace Velocity = 9 A657,4D (CR) .G 200 (CR) 0202,A9 0204,A9 0206.A9 0208,4C Continuous trace of op codes 0200,A9 0202,A9 0204,A9 0206,A9 0208,4C 0200,A9 0202,A9

9.7 MIXED I/O CONFIGURATIONS

The Reset routine that is activated when power is turned on or RST is pressed establishes the terminal I/O configuration by loading a specified value into a location in System RAM, TOUTFL (A654). The high-order four bits of TOUTFL define which terminal devices may be used for input and output. A "I" signifies that a device is enabled, a "0" that it is disabled. The meaning of each bit and the values assigned at system reset are shown below. The routine referenced by entry (1) in the JUMP table will enable the TTY for input. For other configurations, load the appropriate value into TOUTFL.

| TOUTFL | bit: | <u>7</u> | <u>6</u> | <u>5</u> | <u>4</u> |
|--------|----------------|----------|----------|----------|----------|
| | default value: | 1 | 0 | 1 | 1 |
| | meaning: | CRT | TTY | TTY | CRT |
| | | INPUT | INPUT | OUTPUT | OUTPUT |

Bits 6 and 7 of another location in System RAM, TECHO (A653), are used to inhibit serial output (bit 6) and to control echo to a terminal (bit 7). Bit 6 may be toggled by entering "(CONTROL) O" (0F Hex) on the terminal keyboard or in software. The possible values for TECHO are shown below.

| ТЕСНО | 80 | echo output | (default value) |
|-------|----|----------------------|-----------------|
| | C0 | echo no output | |
| | 40 | no echo no output | |
| | 00 | no echo output | |

With this information, you can alter the SUPERMON standard I/O configurations to suit your special needs. A common use would be routing your output to a terminal while using the Hex keyboard as an input device. Two possible ways of doing this will be discussed.

First, by merely altering SDBYT and OUTVEC, your input and echo will use the on-board keyboard and display, while Monitor and program output will go to the serial device. Choose the proper baud rate value for your device from the following table and put it in SDBYT (at A651) with the "M" command. Then enter the address of TOUT into OUTVEC from the hex keyboard as follows:

.SD 8AA0,A664 (CR)

| Terminal Baud Rate | Value Placed in SDBYT |
|--------------------|-----------------------|
| 110 | D5 |
| 300 | 4C |
| 600 | 24 |
| 1200 | 10 |
| 2400 | 06 |
| 4800 | 01 |

Second, if you wish your input to be echoed on the terminal device, a small program must be entered. First, complete the sequence discussed above. Then, enter the following program:

| UIN | JSR | GETKEY | 4 | 20 | AF | 88 |
|------|-------|--------|---|----|----|----|
| | BIT | TECHO | | 2C | 53 | A6 |
| | BPL | UOUT | | 10 | 03 | |
| | JMP | OUTCHR | | 4C | 47 | 8A |
| UOU? | r rts | | | 60 | | |

Enter the program called "UIN" above at any user RAM location. Then use the "SD" command to put the address of UIN into INVEC (at A66!) as follows:

.SD (UIN),A661 (CR) (ENTER AT HKB)

where (UIN) is the address of the program UIN.

9.8 USER MONITOR EXTENSIONS

Having read the section on Monitor flow, you will have noticed that unrecognized commands and parameter entries are vectored through URCVEC (A66C-A66E), which normally points to a SEC, RTS sequence at 81D1. By pointing URCVEC to a user-supplied routine in RAM or PROM, SUPERMON can easily be extended. The following example will illustrate the basic principle; many more sophisticated extensions are left to your imagination.

9.8.1 Monitor Extension Example

This example will define U0 with two parameters as a logical AND. The parameters and the result are in Hexadecimal.

| LOGAND | CMP BEO | | ;CMD loaded? |
|--------|-------------------|--------------------|--|
| BAD | SEC RTS | | ;set for error print |
| OK | | #\$14 ;USR0 BAD | ;branch to next ;command if defined |
| DOAND | CPX BNE LDA | #2 BAD P2H | ;two parms |
| | AND TAX LDA | | ;here's the 'and' hi |
| | | P3L | ;'and' lo |
| | | CRLF SPACE | ;get new line |
| | JMP | OUTXAH | ;PRINT X and A |
| | .END | | |

To attach LOGAND to the monitor, it must be assembled (probably by hand), entered into memory, and URCVEC altered to contain a JMP to LOGAND. Notice that more than one command could have been added, by pointing BAD to the next possible command, instead of a RTS.

9.8.2 SUPERMON As Extension to User Routines

Because SUPERMON contains a user entry, it can easily be appended to your software. An example of the utility of this feature is a user trace routine, which could have an 'M' command, which would direct it to make SUPERMON available to the user. Here's what the code would look like.

UTRACE

Trace code

JSR INCHR CMP #'M BNE ELSE JSR USRENT JMP UTRACE


ELSE

Code executed if character input is not 'M.'

In this example, the user will type an 'M' to get into monitor, and a (G) (CR) to return to the calling portion of UTRACE. Note that the user PC and S registers should not be modified while in monitor if a return to UTRACE is intended.

9.9 USE OF SAVER AND RES ROUTINES

SAVER and the RES routines are designed to be used with subroutines. Their usage is as follows:



In this example, UPROG calls USUB. USUB calls SAVER, performs its function, and then jumps to RESALL. RESALL restores all registers and returns to UPROG. If RESXF or RESXAF were used instead of RESALL, UPROG would receive the F, or F and A registers as left by USUB.

APPENDIX A

IMMEDIATE ACTION

Your SYM-1 microcomputer has been thoroughly tested at the factory and carefully packed to prevent damage in shipping. It should provide you with years of trouble-free operation. If your unit does not respond properly when you attempt to apply power, enter commands from the keyboard, or attach peripheral devices to the system, do not immediately assume that it is defective. Re-read the appropriate sections of this manual and verify that all connections have been properly wired and all procedures properly executed.

If you finally conclude that your SYM-l is defective, you should return it for repair to an authorized service representative. Specific instructions for obtaining a service authorization number and shipping your unit are contained with warranty information on the card entitled "LIMITED WARRANTY AND SERVICE PLAN" that is included with system reference material.

APPENDIX B

PARTS LIST

MATERIALS AND ACCESSORIES

| QTY | . DESCRIPTION | MANUFACTURER/PART NUMBER |
|-----|--|--------------------------|
| 1 | CONNECTOR, DUAL 22/44 | Microplastic 15622DPIS |
| 1 | CONNECTOR, DUAL 6/12 | Teka TP3-061-E04 |
| 6 | RUBBER FEET | 3M SJ5018 |
| 1 | SYNERTEK SOFTWARE MANUAL | |
| 1 | SYM-1 WARRANTY/USER CLUB REFERENCE CARD | |
| 1 | SYM REFERENCE MANUAL | |
| 1 | SYM-1 PC BOARD ASSEMBLY | |


SYM-I PC BOARD COMPONENTS


| QTY | Y. DESCRIPTION | MFR. NO. | REFERENCE DESIGNATION |
|-----|-------------------|----------|-----------------------|
| 1 | CPU | SYP6502 | U5 |
| 2 | VIA | SYP6522 | U25 , U29 |
| 1 | RAM-I/O | SYP6532 | U27 |
| 2 | 4K BIT RAM | SYP2114 | U12, U13 |
| 1 | 32K BIT ROM | SYP2332 | U20 |
| i | NAND GATE | 7400 | U8 |
| 1 | HEX INVERTER | 7404 | U2 |
| 1 | AND GATE | 7408 | U24 |
| 2 | HEX INVERTER-O.C. | 7416 | U30, U38 |
| 1 | NAND GATE | 74LS00 | U4 |
| 1 | HEX INVERTER | 74LS04 | U9 |
| 1 | TRIPLE NOR GATE | 74LS27 | U3 |
| 1 | TIMER | 555 | U6 |

| QT | Y. DESCRIPTION | MFR. NO. | REFERENCE DESIGNATION |
|----|---------------------|---------------|---|
| 1 | DECODER | 74LS138 | UI |
| 1 | TRIPLE 3 INPUT NAND | 74LS10 | U 7 |
| 1 | DECODER | 74145 | U 37 |
| 2 | DECODER | 74LS145 | U10, U11 |
| 1 | COMPARATOR | 311 | U26 |
| 1 | RES-100 ohm, %W, 5% | RF14J100B | R128 |
| 3 | RES-200 ohm, %W, 5% | RF14J200B | R43, 111, 114 |
| 1 | RES-300 ohm, %W, 5% | RF14J300B | R107 |
| 4 | RES-470 ohm, %W, 5% | RF14J470B | R84, 88, 124, 127 |
| 14 | RES-1K, %W, 5% | RF14J1KB | R9-12, 41, 61-63, 73, 78, 85, 92, 101, 113, 123 |
| 1 | RES-1M, %W, 5% | RF14J1MB | R72 |
| 1 | RES-2.2K, %W, 5% | RJ14J2.2KB | R103 |
| 14 | RES-3.3K, %W, 5% | RF14J3.3KB | R59, 60, 70, 74, 79-82, 87, 94, 95, 97, 98, 126 |
| 1 | RES-4.7K, %W, 5% | RF14J4.7KB | R42 |
| 10 | RES-10K, %W, 5% | RF14J10KB | R45, 67-69, 75, 76, 83, 89, 93, 104 |
| 3 | RES-47K, %W, 5% | RF14J47KB | R44, 46,71 |
| 1 | RES-330K, %W, 5% | RF14J330KB | R77 |
| 2 | RES-27K, %W, 5% | RF14J27KC | R90, 96 |
| 2 | RES-150 ohm, %W, 5% | RF14J150B | R99, 110 |
| 1 | RES-6.8K, %W, 5% | RF14J6.8KB | R100 |
| 1 | CAP-10pf | DM15100J | C13 |
| 13 | CAP01 mfd, 100V | DB203YZ1032 | C1, 3, 5, 7, 10, 11, 16, 17, 19, 23, 25, 29 |
| 10 | CAP - 10 mfd, 25V | T368B106K025I | PS C2, 4, 6, 8, 12, 20, 22, 24, 26, 30 |

| QTY | . DESCRIPTION | MFR. NO. | REFERENCE DESIGNATION |
|-----|-------------------------|--------------|--------------------------------|
| 3 | CAP1 mfd, 50V | 3429-050E-10 | 4M C9, 18 |
| 2 | CAP47 mfd | C330C474M5 | V5EA C15 |
| 1 | CAP0047 mfd | UR2025100X7 | 7R472K C14 |
| 12 | NPN TRANSISTOR | 2N2222A | Q1-4, 10, 18, 19, 2729, 32, 33 |
| 11 | PNP TRANSISTOR | 2N2907A | Q9, 17, 20-26, 30, 31 |
| 11 | DIODE, G.P. | 1N914 | CR25-33, 37, 38 |
| 1 | DIODE, ZENER | 1N4735 | CR34 |
| 4 | SOCKET - 24-PIN DIP | TIC8424-02 | SK 20-23 |
| 5 | SOCKET - 40-PIN DIP | TIC8440-02 | SK5, 25, 27-29 |
| 8 | SOCKET - 18-PIN DIP | TIC8418-02 | SK 12-19 |
| 1 | DUAL HEADER | AP929665-01 | -07 "K" Connector |
| 1 | KEYBOARD | | KBI |
| 1 | PC BOARD | | PC1 |
| 6 | 7-SEGMENT DISPLAY, 0.3" | MAN 71A | U31-36 |
| 2 | LED | RL4850 | CR35,36 |
| 1 | SPEAKER | 70057 | SP1 |
| 1 | CRYSTAL | CYIA | Yl |
| | TAPE - 1½" x 2" STRIP | | |
| 1 | RES. PACK - 100 ohm | 898-3-R100 | RN2 |
| 1 | RES. PACK - 3.3K ohm | 899-3-R3.3K | RNI |
| 2 | RES. PACK - 1K ohm | 899-3-RIK | RN3, RN4 |
| | | | |

I RED FILTER





OUTLINE DRAWING B-5

APPENDIX C

AUDIO TAPE FORMATS

HIGH-SPEED FORMAT -- High speed data transfer takes place at 185 bytes per second. Every byte consists of a start bit (0), followed by eight data bits. The least significant bit is transmitted first. A "1" bit is represented by 1 cycle of 3000 Hz, while a "0" bit is represented by ½ cycles of 1500 Hz. Physical record format is shown below.

| 8 sec. "mark" | 256 SYN c | hars. | ID | SAL | SAH | EAL +1 | EAH +1 | DATA | / | CKL | СКН | ЕОТ | ЕОТ | |
|---------------|-----------|----------------|--------------|----------------|----------|----------------|------------------|----------|-----------|-------|--------|--------|-------|---|
| 8 sec. "mark" | - | Allow an in | | | | | ance | peyond | the | e lea | der ar | nd cre | ates | • |
| SYN (16 Hex) | - | ASCII with | | | | | hat a | llow the | · S | YM-1 | to sy | nchro | onize | |
| * (2A Hex) | - | ASCI | cha | aract | er th | at in | dicate | s the s | tar | t of | a val | id re | cord. | |
| ID | - | Single | by1 | te th | at un | iquel | y ider | tifies t | he | reco | rd. | | | |
| SAL | - | Low o | | | | | arting | Addres | ss i | from | which | data | was | |
| SAH | - | High was t | | | | | | ing Ado | dre | ss fr | om w | hich | data | |
| EAL +1 | - | | | | | | | follow | | | Endiņ | g Ado | dress | |
| EAH +1 | - | High from | orde whic | r byt ch da | e of taw | the a as ta | ddress ken fi | follow | ing mo | the | Endin | g Add | dress | |
| DATA | - | Data | byte | es. | | | | | | | | | | |
| / (2F Hex) | - | ASCII of a | | | er tha | it ind | licates | the en | nd | of th | e dat | a pos | ition | |
| CKL | - | Low | orde | r byt | e of | a cor | npute | d check | su | m. | | | | |
| СКН | - | High | orde | r byt | e of | a co | mpute | ed check | ≺su | m. | | | | |

ASCII characters that indicate the end of the tape record.

EOT (04 Hex)

KIM FORMAT — Data transfer in KIM format takes place at approximately 8 bytes per second. A "1" bit is represented by 9 cycles of 3600 Hz followed by 18 cycles of 2400 Hz, while a "0" bit is represented by 18 cycles of 3600 Hz followed by 6 cycles of 2400 Hz. Each 8-bit byte from memory is represented by two ASCII characters. The byte is separated into two half-bytes, then each half-byte is converted into an ASCII character that represents a Hex digit. The least significant bit is transmitted first. The KIM physical record format is shown below.

| 128 SYN chars. * | ID SAL | SAH DATA | / CKL | СКН | ЕОТ | ЕОТ |
|------------------|--------|----------|-------|-----|-----|-----|
|------------------|--------|----------|-------|-----|-----|-----|

The sync characters, the ASCII characters "*" (2A Hex) and "/" (2F Hex) as well as ID, SAL, SAH, CKL, CKH and EOT serve the same functions as in HIGH-SPEED format. Sync characters, *, / and EOT are represented by single ASCII characters, while the remaining record items require two ASCII characters. Note that EAL and EAH are not used in the KIM format.

APPENDIX D

PAPER TAPE FORMAT

When data from memory is stored on paper tape, each 8-bit byte is separated into two half-bytes, then each half-byte is converted into an ASCII character that represents a Hex digit (O-F). Consequently, two ASCII characters are used to represent one byte of data. In the paper tape record format shown below, each N, A, D, and X represents one ASCII character.

$$; \quad \mathsf{N_1} \mathsf{N_0} \quad \mathsf{A_3} \mathsf{A_2} \mathsf{A_1} \mathsf{A_0} \quad (\mathsf{D_1} \mathsf{D_0})_1 \quad (\mathsf{D_1} \mathsf{D_0})_2 \ \dots \ (\mathsf{D_1} \mathsf{D_0})_n \quad \mathsf{X_3} \mathsf{X_2} \mathsf{X_1} \mathsf{X_0}$$

; - Start of record mark

 N_1N_0 - Number of data bytes in (Hex) contained in the record

 $A_3A_2A_1A_0$ - Starting address from which data was taken

 $(D_1D_0)-(D_1D_0)_n$ - Data

 $^{X}_{3}^{X}_{2}^{X}_{1}^{X}_{0}$ - 16-bit checksum of all preceding bytes in the record including $^{N}_{1}^{N}_{0}$ and $^{A}_{3}^{A}_{2}^{A}_{1}^{A}_{0}$, but excluding the start of record mark.

A single record will normally contain a maximum of 16 (10 Hex) data bytes. This is the system default value that is stored in system RAM at power-up or reset in location MAXRC (A658). You can substitute your own value by storing different number in MAXRC. To place an end of file after the last data record saved, place the TTY in local mode punch on, and enter ;00 followed by (CR).

APPENDIX E

SYM COMPATABILITY WITH KIM PRODUCTS

If you are a SYM-1 user who has peripheral devices which you have previously used with the KIM system or software which has been run on a KIM module, you'll find SYM to be generally upward compatible with your hardware and software. The following two sections describe the levels of compatability between the two systems to allow you to undertake any necessary modifications.

E.I HARDWARE COMPATABILITY

Table E-1 describes the upward compatability between SYM and KIM at the Expansion (E) connector, while Table E-2 describes the compatability on the Applications (A) connector.

I/O port addresses differ between the two systems; you should consult the Memory Map in Figure 4-10 for details.

Power Supply inputs are provided on a separate connector with SYM-1, which means that if you have been using your power supply with a KIM device it will be necessary to rewire its connections to use the special connector on the SYM-1 board.

E.2 SOFTWARE COMPATABILITY

Table E-3 lists important user-available addresses and routines in the KIM-1 monitor program and their counterparts in SYM-1's SUPERMON. Many of the routines do not perform identically in the two systems, however, and you should check their operation in Table 9-1 before using them.

Table E-1. EXPANSION CONNECTOR (E) COMPATABILITY

| SYM DESCRIPTION | SYM NAME | PIN # | KIM NAME | KIM DESCRIPTION |
|---|-------------|----------|-------------|---------------------------------------|
| Jumper (Y,26) Selectable: OFF - Open Pin ON - Debug On/Off Output (U8-8) | DBOUT | 17 | SSTOUT | From (SYNC • NOT MONITOR) U26-6 |
| Power On Reset Signal Output: "0" After power on "1" When reset by software | POR | 18 | | No equivalent |

Table E-2. APPLICATION CONNECTOR (A) COMPATABILITY

| SYM DESCRIPTION | SYM NAME | PIN # | KIM NAME | KIM DESCRIPTION |
|--|-------------|----------|------------------|--------------------------|
| Jumper (V,23) Selectable: OFF - Open Pin ON - Remote Audio Control Out | AUD.RC | N | +12V | +12V Not required on SYM |
| Jumper (HH,41) Selectable: OFF Open Pin ON ICXX Decode Out | | K | DECODE Enable | Enable 8K Decoder |

Table E-3. SYM-KIM SOFTWARE COMPATABILITY

| SYM | | ı | KIM | FUNCTION |
|--|--|--|--------------------------------------|--|
| Label | Address(es) | Label | Address(es) | |
| PCLR PCHR FR SR AR YR XR SCR6 | A659 A65A A65C A65B A65D A65F A65E A636 | PCL PCH PREG SPUSER ACC YREG XREG CHKHI | 00F3 00F4 00F5 | Program Counter - low Program Counter - high Status Register Stack Pointer Accumulator Y - Register X - Register Checksum - low |
| SCR7 | A637 | CHKSU | 00F7 | Checksum - high |
| P2L P2H P3L P3H P1L | A64C A64D A64A A64B A64E | SAL SAH EAL EAH ID | 17F5 17H6 17F7 17F8 17F9 | Start Addr Low - audio/paper tape Start Addr High - audio/paper tape End Addr+l Low - audio/paper tape End Addr+l High - audio/paper tape ID Byte audio Tape |
| NMIVEC | A67A-B FFFA-B | NMIV | 17FA-B FFFA-B | NMI Vector |
| RSTVEC | | RSTV | 17FC-D FFFC-D | Reset Vector |
| IRQVEC | A67E-F FFFE-F | IRQV | 17FE-F FFFE-F | IRQ Vector |
| DUMPT LOADT CHKT OUTBTC HEXOU | 8C78 8E78 8F4A | DUMPT LOADT CHKT OUTBTO HEXOUT | | Dump memory to audio tape Load memory from audio tape Compute checksum for audio tape Output one KIM byte Convert LSD of A to ASCII AND write to audio tape |

Table E-3. SYM-KIM SOFTWARE COMPATABILITY (Continued)

| SYM KIM | | <im< th=""><th>FUNCTION</th></im<> | FUNCTION | |
|---|--|--|--|---|
| Label | Address(es) | Label | Address(es) | |
| OUTCHT RDBYT PACKT RDCHT RDBITK SVNMI RESET OUTPC INCHR LP2B+7 SP2B+4 OUTS2 OUTBYT INCHR DLYF | 8F5D 8E2C 8E3E 8E61 8E0F 809B 8B4A 82EE 8A1B 841E 869C 8319 82FA 8A1B 8A1B 8AE6 | OUTCHT RDBYT PACKT RDCHT RDBIT SAVE RST PCCMD READ LOAD DUMP PRTPNT PRTBYT GETCH DELAY | 197A 19F3 1A00 1A24 1A41 1C00 1C22 1CDC 1C6A 1CE7 1D42 1E1E 1E3B 1E5A 1ED4 | Write one ASCII character to audio tape Read one byte from audio tape Pack ASCII to nibble Read one character from audio tape Read one bit from tape Monitor NMI entry Monitor RESET entry Display PC Get character Load paper tape Save paper tape Print pointer Print 1 byte as 2 ASCII character Get character Delay 1 bit time |
| DLYH | 8AE9 | DEHALF | | Delay ½ bit time |
| INSTAT | 8386 | AK | 1EFE | Determine if key is down |
| OUTDSP SCAND INCCMP GETKEY CHKSAD | 8906 82B2 88AF | SCAND SCANDS INCPT GETKEY CHK | 1F1F 1F63 | Output to LED display Scan LED display Increment pointer Get key Compute checksum |
| INBYTE | 81D9 | GETBYŤ | 1F9D | Get 2 Hex characters and pack |

APPENDIX F

CREATING AND USING A SYNC TAPE

To read serial data from tape, the SYM-1 makes use of synchronizing (sync) characters that are part of every tape record. For a complete description of audio tape record formats, refer to Appendix C.

When the SYM-I searches for a record, an "S" is displayed until the sync characters are recognized and data transfer begins. However, if the volume and tone controls on the recorder are not set correctly, the sync characters will not be recognized, the "S" on the display will not go out, and the record will not be loaded into memory.

Before attempting to save and load data for the first time, or whenever the control levels have been changed since the recorder was last used, you should perform a load operation using a tape containing only sync characters. By adjusting the volume and tone controls until the displayed "S" goes out, you can set the control levels properly for actual data.

You may want to generate two sync tapes, one for HIGH-SPEED format, the other for KIM format, just once, and save them for future use.

To generate a sync tape, enter the sync character generation program for one of the formats into RAM starting in location 0200 (Hex). The assembly language code and the machine language code for both formats are shown below. Read the pairs of Hex digits from left to right and top to bottom. For example, the code for HIGH-SPEED format should be entered in the following sequence: A0 80 20 B6 8D A9

Next, insert a tape into the cassette unit. If the unit is equipped with remote control, place it in Record mode. Set the volume and tone controls to mid-range, then enter the command to execute the program:

If you are operating the cassette controls manually, place the unit in Record mode after entering the command, but before entering (CR). Remote controlled units will advance the tape automatically. Let the tape run for several minutes, then press RST to end the program. For manual operation, also press STOP on the tape unit.

To set the volume and tone controls for loading data into memory, rewind the tape to the beginning (you may need to pull out the Remote jack or keep your finger on RST), then place the unit in Play mode if it is equipped with remote control. Next, enter the load command for the appropriate format ((LD 1) for KIM, (LD 2) for HIGH-SPEED, followed by a carriage return (CR)).

If you have a manually operated unit, place it in Play mode after entering the command. While the tape advances, adjust the volume and tone controls until the "S" on the display goes out and remains out, then press RST and stop the tape.

You can now remove the sync tape and proceed to save and load actual programs and data.

SYNERTEK SYSTEMS CORPORATION

ŏ Page PROGRAMMER SYNERTEK SYSTEMS PROGRAM SYMC TAPE DATE 5-78

| | | | | | | | | | | | | | | т | | - | | + |
|----------|------------------------------|-----------------|-----------------|-----------------|----------------|-----------|---------------|------------------|---------------|------------------|---------------|---|------------------|-------|------|-------------------|---|-------|
| COMMENTS | HIGH-SPEED; USE \$00 FOR KIM | | | | | | IN KIM, AO 00 | IN KIM, 20 B6 8D | IN KIM, A9 07 | IN KIM, 8D 02 AH | IN KIM, A9 16 | HIGH-SPEED; USE 35K OUTCHT (20 SD PF) KIM | IN KIM, 4C OA OZ | | | | | |
| OPERAND | MODE = \$80 | OUTCHT = \$8F5D | OUTBTH = \$8F17 | TAPOUT = \$A402 | START = \$8086 | * = \$200 | # MODE | START | #1 | TAPOUT | 41\$16 | OUTBIH | SYNMOR | | | | | |
| MNEMONIC | | | | | | | ۲۵۸ | J5R | LDA | STA | LDA | 35R | JMP | | | | | |
| LABEL | | | | | | | | | | | SYNMOR | | | | | | | |
| SNC | r a | | | | | | | 80 | | AH | | 8F | 20 | | | | | |
| 121 | 79 | | | | | | 80 | 98 | 10 | 02 | 9 | 1 | AO | | | | 1 | |
| INST | īn i | | | | | | Ao | 20 | 49 | 8.0 | A9 | 20 | 40 | | | | | |
| 600 | ADDR | | | | | | 0000 | 0202 | 0205 | 0207 | 020A | 2020 | 920E | | | | | |

Adjusting Your Recorder

The audio signal appears on the T and A connectors in two forms: Aud Out (HI) and Aud Out (LO). The only difference between these signals is their magnitude. For most recorders, the best arrangement is to run Aud Out (LO) into the MIC input of the recorder. Some recorders also have an AUX input, which bypasses the MIC pre-amp, and may work better if Aud Out (HI) is wired into AUX.

Read Appendix F, and follow the procedure for creating a "SYNC" tape. Rewind the tape and enter the LD command appropriate to the SYNC tape you created. Adjust the tone and volume controls, observing the S on the display. Leave the controls in the middle of the range where the S remains off. (If there are two ranges of volume which cause the S to turn off, the higher range should be used. If a sharp tap causes the S to relight and remain lit, you are in the wrong range.)

If your recorder has an automatic-recording-level defeat switch, it will probably work better in the engaged position.

Now write a short record to tape and read it back to verify correct operation. (Do not use the memory form \$F8 to \$FF, or the stack area ((page 1)), as these are used by the cassette software.)

Recommended Tape Equipment

Most moderate quality tape recorders should produce satisfactory results. (A tone control is recommended.) The following models have been used successfully at Synertek Systems:

Sanyo M2533A GE IC #3-5002B Sony TC-205 Superscope C-190 Sony TC-62 Realistic Ctr-40

Almost any tape will suffice, so long as it winds smoothly (does not produce a jittery tape motion). A very short tape will be more convenient. The following tapes have been used successfully at Synertek Systems:

TDK AMPEX MALLORY REALISTIC

APPENDIX G

MONITOR ADDENDA

- 1. While tracing or single stepping, SUPERMON uses G01ENT (\$83FA) to return to the user program. G01ENT write protects System RAM. If you must trace a program that needs access to System RAM, use a user trace routine and go to G01ENT +3, or remove jumper MM-45 (enables System RAM protect).
- 2. The DEBUG-ON switch bounces, therefore it should not be used to interrupt user programs while using a user trace routine or while OUTVEC points to a user routine. (This will cause recursive interrupts.)
- 3. The audio cassette software will not read or write location \$FFFF. Use \$A67F (\$A600 thru \$A67F is echoed at \$FF80 thru \$FFFF).

APPENDIX H

SUPPLEMENTARY INFORMATION

Changing Automatic Log-On

After power is applied to the SYM, SUPERMON waits for the keyboard or the device connected to PB7 on the 6532 (normally the RS232 device) to become active. PB6 (the current loop device) is ignored because a disconnected current loop always looks active.

If you expect always to log-on a current-loop device, the following jumper change will eliminate the necessity of entering (SHIFT) (JUMP) (1):

Change CC-32 and BB-31 to CC-31 and BB-32

Now the log-on for your current loop device is simply a "Q", entered at the device. (Note that you cannot now log-on automatically to the keyboard unless the current loop device is connected, and powered-up.)

Using On-Board LED Display

Because of the extensive use of transfer vectors in SUPERMON, the same monitor calls can be used to activate the LED display as for terminal devices. The major difference is that you must call ACCESS (address 8B86) before outputting the first character in order to remove write-protection from the display buffer (DISBUF, address A640 thru A645).

If the SYM-1 was logged-on to from the HKB, each call to OUTCHR (address 8A47) will examine the ASCII character in the Accumulator, look up its segment code, shift everything in the display buffer of segment codes left one digit, place the new code in the rightmost digit, and scan the display once.

If the SYM-1 was logged-on to the HKB, each call to INCHR (address 8A1B) will scan the display from the codes in DISBUF continuously until a key is depressed (2 keys in the case of SHIFT keys, 4 in the case of SHIFT ASCII keys). The key will be fully debounced, the beeper beeped, the ASCII or HASHED ASCII code taken from a table, and passed back to the caller in the Accumulator. The Flags will reflect a compare with carriage-return.

Other useful routines are:

| (88AF) | Same as description of INCHR above, but disregard log-on and no compare performed. |
|------------------|--|
| OUTDSP (89C1) | Same as description of OUTCHR above, but disregard log-on. |
| KEYQ (8923) | Test for key depressed on HKB. On return, Z Flag = 1 if key down. |
| SCAND (8906) | Scan display once from segment codes in DISBUF. On return, Flags reflect call to KEYO. |


INSTAT If logged-on to HKB, check for key down (else check for BREAK key).

On return, carry set if key down (or BREAK key). Leading edge of key debounced.

See also chapter 9 for discussion of monitor calls.

Adding DEBUG Indicator

While using trace routines which turn DEBUG on and off, it is often desirable to have an external indication of the DEBUG state. The addition of an LED and a resistor as follows will achieve this.



U8 is a 14 pin package located above the beeper.

The LED will remain on while DEBUG is on.

APPENDIX I SY6502 DATA SHEET

Synertek

5

3050 Coronado Drive, Santa Clara, CA. 95051 (408) 984-8900 TWX 910-338-0135 SY6500

SY6500 MICROPROCESSORS

The SY6500 Microprocessor Family Concept ----

The SY6500 Series Microprocessors represent the first totally software compatible microprocessor family. This family of products includes a range of software compatible microprocessors which provide a selection of addressable memory range, interrupt input options and on-chip clock osscillators and drivers. All of the microprocessors in the SY6500 group are software compatible within the group and are bus compatible with the M6800 product offering.

The family includes five microprocessors with on-board clock oscillators and drivers and four microprocessors driven by external clocks. The on-chip clock versions are aimed at high performance, low cost applications where single phase inputs, crystal or RC inputs provide the time base. The external clock versions are geared for the multi processor system applications where maximum timing control is mandatory. All versions of the microprocessors are available in 1 MHz and 2 MHz ("A" suffix on product numbers) maximum operating frequencies.

Features of the SY6500 Family


- . Single five volt supply
- . N channel, silicon gate, depletion load technology
- . Eight bit parallel processing
- . 56 Instructions
- . Decimal and binary arithmetic
- . Thirteen addressing modes
- . True indexing capability
- . Programmable stack pointer
- . Variable length stack
- . Interrupt capability
- . Non-maskable interrupt
- . Use with any type or speed memory
- . Bi-directional Data Bus

- . Instruction decoding and control
- . Addressable memory range of up to 65K bytes
- . "Ready" input
- . Direct memory access capability
- . Bus compatible with MC6800
- . Choice of external or on-board clocks
- . 1MHz and 2MHz operation
- . On-the-chip clock options
 - * External single clock input
 - * RC time base input
 - * Crystal time base input
- . 40 and 28 pin package versions
- . Pipeline architecture

| Members of the Family | |
|--|---|
| Microprocessors with On-Board Clock Oscillator | Microprocessors with External Two Phase Clock Input |
| — SY6502 — SY6503 — SY6504 | SY6512 SY6513 |
| SY6505 SY6506 | SY6514 SY6515 |

Comments on the Data Sheet

The data sheet is constructed to review first the basic "Common Characteristics" - those features which are common to the general family of microprocessors. Subsequent to a review of the family characteristics will be sections devoted to each member of the group with specific features of each.



2. Addressing Capability and control options vary with each of the SY6500 Products.

SY6500 Internal Architecture

MAXIMUM RATINGS

| RATING | SYMBOL | VALUE | UNIT |
|-----------------------|------------------|--------------|------|
| SUPPLY VOLTAGE | Vcc | -0.3 to +7.0 | Vdc |
| INPUT VOLTAGE | Vin | -0.3 to +7.0 | Vdc |
| OPERATING TEMPERATURE | T _A | 0 to +70 | °c |
| STORAGE TEMPERATURE | T _{STG} | -55 to +150 | °c |


This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.


ELECTRICAL CHARACTERISTICS (Vcc = 5.0V \pm 5%, Vss = 0, T_A = 25° C)

 \emptyset_1 , \emptyset_2 applies to SY6512, 13, 14, 15, \emptyset_0 (in) applies to SY6502, 03, 04, 05 and 06

| CHARACTERISTIC | SYMBOL | MIN. | TYP. | MAX. | UNIŢ |
|--|------------------|------------------------|--------------|------------------------|------|
| Input High Voltage | VIH | | | / | Vdc |
| Logic, Ø (in) Ø 1, Ø 2 | | Vss + 2.4 Vcc - 0.2 | - | Vcc Vcc + 0.25 | |
| Input Low Voltage | v _{IL} | | | | Vdc |
| Logic, Øo(in) Ø1, Ø2 | | Vss - 0.3 Vss - 0.3 | - | Vss + 0.4 Vss + 0.2 | |
| Input High Threshold Voltage | VIHT | | | | |
| RES, NMI, RDY, IRQ, Data, S.O. | | Vss + 2.0 | _ | _ | Vdc |
| Input Low Threshold Voltage | VILT | | | | |
| RES, NMI, RDY, IRQ, Data, S.O. | | - | - | Vss + 0.8 | Vdc |
| Input Leakage Current (V = 0 to 5.25V, Vcc = 0) | I in | | | | |
| Logic (Excl.RDY, S.O.) | | - | - | 2.5 | μA |
| Ø ₁ ,Ø ₂ | . | _ | - | 100 | μA |
| øo(in) | | - | - | 10.0 | μA |
| Three-State (Off State) Input Current (Vin = 0.4 to 2.4V, Vcc = 5.25V) | I _{TSI} | | | ,, | μA |
| Data Lines Output High Voltage | + , | <u>-</u> | - | 10 | |
| (I _{LOAD} = -100μAde, Vcc = 4.75V) SYNC, Data, A0-A15, R/W | V _{ОН} | Vss + 2.4 | - | _ | Vđc |
| Output Low Voltage | V _{OL} | | | | |
| (I _{LOAD} = 1.6mAdc, Vcc = 4.75V) SYNC, Data, AO-A15, R/W | | - | - | Vss + 0.4 | Vdc |
| Power Dissipation | P _D | - | . 25 | . 70 | W |
| Capacitance $(V_{in} = 0, T_A = 25^{\circ}C, f = 1MHz)$ | С | | | | pF |
| Logic | c _{in} | - | - | 10 | |
| Data AO-A15, R/W, SYNC | Cout | - | - | 15 12 | |
| ø _{o(in)} | Co(in) | | - | 15 | |
| ø ₁ | C _{Ø1} | - | 30 | 50 | |
| ø ₂ | C _{Ø2} | - | 50 | 80 | |

Note: IRQ and NMI require 3K pull-up resistors.





THR


TDSU

2.0 V

THRW -

2.0 \

THA



Note: "REF." means Reference Points on clocks.

CLOCK TIMING - SY6512, 13, 14, 15

PWH0.

Tot

0.27 101 VCC - 0.2V

0.27

A -- REF "8"

CLOCK TIMING - SY6512, 13, 14, 15

| CHARACTERISTIC | SVMBOL | ž. | TVP. | MAX. | E 4 |
|--|------------------|------|------|------|------|
| Cycle Time | , cyc | 1000 | 1 | | nsec |
| Clock Pulse Width @1 (Measured at Vo 0.2v) @2 | PWH Ø1 PWH Ø2 | 02.7 | : | - | nse. |
| Fall Time (Measured from 0.2v to Voc = 0.2v) | T. | - | 1 | 52 | usec |
| Delay Time between Clocks (Measured at 9.2v) | | Ç. | | | usec |

CLOCK TIMING - SY6502, 03, 04, 05, 06

| - | | | | | |
|--|----------|------------------------|------|-------------------------------------|-------|
| CHARACTERISTIC | SYMBOL | MIN. | TYP. | MAX. | UNITS |
| Cycle Time | TCYC | 1000 | 1 | 1 | su |
| φo(IN) Pulse Width (measured at 1.5V) | | 460 | 1 | 520 | su |
| φ _O (IN) Rise, Fall Time | TR¢, TF¢ | | 1 | 10 | su |
| Delay Time Between Clocks (measured at 1.5V) | Тъ | 5 | } | 1 | su |
| φ ₁ (OUT) Pulse Kidth (measured at 1.5V) PWHφ ₁ | Ручиф 1 | PWH¢ _{oL} +20 | ; | PWH¢ oL | su |
| $\phi_2(\text{OUT})$ Pulse Width (measured at 1.5V) PWH ϕ_2 | Рич42 | рынф _{он} −40 | 1 | Р м Нф _{оН} -10 | su |
| δ ₁ (OUT), ¢ ₂ (OUT) Rise, Fall Time (Load = 30pf (measured .8% to 2.0 V) + 1 TT1) | TR, TF | 1 | 1 | 25 | su |

READ/WRITE TIMING

| CHARACTERISTIC | SYMBOL | MIN. | TYP. | MAX. | UNITS |
|-----------------------------------|--------|------|------|------|-------|
| Read/Write Setup Time from SY6500 | TRWS | ; | 100 | 300 | su |
| Address Setup Time from SY6500 | TADS | : | 100 | 300 | su |
| Memory Read Access Time | TACC | 1 | 1 | 575 | su |
| Data Stability Time Period | TDSU | 100 | 1 | - | su |
| Data Hold Time - Read | T. | 10 | | 1 | su |
| Data Hold Time - Write | THK | 30 | 99 | 1 | su |
| Data Setup Time from SY6500 | Twos | - | 150 | 200 | ns |
| RDY, S.O. Setun Time | TRNY | 100 | - | 1 | su |
| SYNC Setup Time from SY6500 | TSYNC | 1 | 1 | 350 | su |
| Address Hold Time | THA | 9 | 09 | 1 | su |
| R/W Hold Time | THRY | 30 | 60 | - | Su |

CLOCK TIMING - SY6512,13,14,15,16

| CHARACTERISTIC | SYMBOL | ž. | TYP. | MAX. | נאנו |
|--|------------------|------------|------|------|------|
| Cvcle line | rcyc | 200 | | 1 | nsec |
| (lock Polse Width Medsured at Vo. = 0.2v) @2 | PUR Ø1 PWH Ø2 | 215 235 | 1 | 1 | usek |
| Fall Time (Meusured from 0.2v to Viv = 0.2v) | TF | | - | 12 | user |
| Delay Time between Clocks (Measured at 0.2v) | Тр | 0 | - | : | usec |

CLOCK TIMING - SY6502, 03, 04, 05, 06

| CHARACTERISTIC | SYMBOL | MIN. | TYP. | MAX. | UNITS |
|---|---------------------|------------------------|------|--------------------|-------|
| Cycle Time | TcYC | 200 | | | su |
| o(IN) Pulse Width (measured at 1.5V) | Ринф | 240 | 1 | 260 | su |
| φ _{O(IN)} Rise, Fall Time | TR¢, TF¢ | | 1 | 10 | su |
| Delay Time Between Clocks (measured at 1.5V) | τ_{D} | 5 | 1 | 1 . | su |
| ¢1(OUT) Pulse Width (measured at 1.5V) PWH¢ ₁ | Р₩НФ1 | Р₩Нф _{оL} -20 | ; | PuH∳ _{OL} | su |
| φ ₂ (OUT) Pulse Width (measured at 1.5V) PWHφ ₂ | PWH4 ₂ | Ринф _{он} -40 | ! | PWH¢ OH -10 | su |
| 01(Ω(T), \$2(Ω(T) Rise, Fall Time (measured .8V to 2.0 V) + 1 TFL) | TR, TF | ! | 1 | 25 | Su. |

READ/WRITE TIMING

| CHARACTERISTIC | SYMBOL | WIN. | TYP. | MAX. | UNITS | |
|-------------------------------------|-----------------|------|------|------|-------|--|
| Read/Write Setup Time from SY6500 A | TRWS | 1 | 100 | 150 | Su | |
| Address Setup Time from SY6500 A | TADS | ł | 100 | 150 | Sti | |
| Memory Read Access Time | TACC | 1 | | 300 | ns | |
| Data Stability Time Period | TDSU | 20 | - | 1 | su | |
| Data Hold Time - Read | THR | 10 | - | ; | su | |
| Data Hold Time - Write | T _{HV} | 30 | 9 | 1 | su | |
| Data Setup Time from SY6500 A | Twos | 1 | 7.5 | 100 | su | |
| RDY, S.O. Setup Time | TRNY | 20 | ! | ; | su | |
| SYNC Setup Time from SY6500 A | TSYNC | 1 | - | 175 | us | |
| Address Hold Time | ТнА | 30 | 99 | 1 | ns | |
| R/W Hold Time | T | 30 | 09 | } | su | |

Clocks (Ø1, Ø2)

The SY65:X requires a two phase non-overlapping clock that runs at the Vcc voltage level.

The SY650X clocks are supplied with an internal clock generator. The frequency of these clocks is externally controlled. Details of this feature are discussed in the SY6502 portion of this data sheet.

Address Bus (An-A15) (See sections on each micro for respective address lines on those devices.)

These outputs are TTL compatible, capable of driving one standard TTL load and 130pf.

Data Bus (Do-D2)

Eight pins are used for the data bus. This is a bi-directional bus, transferring data to and from the device and peripherals. The outputs are tri-state buffers capable of driving one standard TTL load and 130pf.

Data Bus Enable (DBE)

This TTL compatible input allows external control of the tri-state data output buffers and will enable the microprocessor bus driver when in the high state. In normal operation DBE would be driven by the phase two (θ_2) clock, thus allowing data output from microprocessor only during θ_2 . During the read cycle, the data bus drivers are internally disabled, becoming essentially an open circuit. To disable data bus drivers externally, DBE should be held low.

Ready (RDY)

This input signal allows the user to single cycle the microprocessor on all cycles except write cycles. A negative transition to the low state during or coincident with phase one (\emptyset_1) will halt the microprocessor with the output address lines reflecting the current address being fetched. This condition will remain through a subsequent phase two (\emptyset_2) in which the Ready signal is low. This feature allows microprocessor interfacing with low speed PROMS as well as fast (max. 2 cycle) Direct Memory Access (DMA). If Ready is low during a write cycle, it is ignored until the following read operation.

Interrupt Request (IRQ)

This TTL level input requests that an interrupt sequence begin within the microprocessor. The microprocessor will complete the current instruction being executed before recognizing the request. At that time, the interrupt mask bit in the Status Code Register will be examined. If the interrupt mask fiag is not set, the microprocessor will begin an interrupt sequence. The Program Counter and Processor Status Register are stored in the stack. The microprocessor will then set the interrupt mask flag high so that no further interrupts may occur. At the end of this cycle, the program counter low will be loaded from address FFFE, and program counter high from location FFFF, therefore transferring program control to the memory vector located at these addresses. The RDY signal must be in the high state for any interrupt to be recognized. A SKM external resistor should be used for proper wire-OR operation.

Non-Maskable Interrupt (NMI)

A negative going edge on this input requests that a non-maskable interrupt sequence be generated within

NMT is an unconditional interrupt. Pollowing completion of the current instruction, the sequence of operations defined for TRQ will be performed, regardless of the state interrupt mask flag. The vector address loaded into the program counter, low and high, are locations FFFA and FFFB respectively, thereby transferring program control to the memory vector located at these addresses. The instructions loaded at these locations cause the microprocessor to branch to a non-maskable interrupt routine in memory.

NMI also requires an external 3KG register to Vcc for proper wire-OR operations.

Inputs $\overline{180}$ and $\overline{NM1}$ are hardware interrupts lines that are sampled during θ_2 (phase 2) and will begin the appropriate interrupt routine on the θ_1 (phase 1) following the completion of the current instruction.

Set Overflow Flag (S.O.)

A NEGATIVE going edge on this input sets the overflow bit in the Status Code Register. This signal is sampled on the trailing edge of \emptyset_1 .

SYNC

This output line is provided to identify those cycles in which the microprocessor is doing an OP CODE fetch. The SYNC line goes high during \$\textit{0}_1\$ of an OP CODE fetch and stays high for the remainder of that cycle. If the RDY line is pulled low during the \$\textit{0}_1\$ clock pulse in which SYNC went high, the processor will stop in its current state and will remain in the state until the RDY line goes high. In this manner, the SYNC signal can be used to control RDY to cause single instruction execution.

Reset

This input is used to reset or start the microprocessor from a power down condition. During the time that this line is held low, writing to or from the microprocessor is inhibited. When a positive edge is detected on the input, the microprocessor will immediately begin the reset sequence.

After a system initialization time of six clock cycles, the mask interrupt flag will be set and the microprocessor will load the program counter from the memory vector locations FFFC and FFFD. This is the start location for program control.

After Vcc reaches 4.75 volts in a power up routine, reset must be held low for at least two clock cycles. At this time the R/W and (SYNC) signal will become valid.

When the reset signal goes high following these two clock cycles, the microprocessor will proceed with the normal reset procedure detailed above.

INSTRUCTION SET - ALPHABETIC SEQUENCE

| | | | • | | |
|------|--|------|---|-----|--|
| ADC | Add Memory to Accumulator with Carry | DEC | Decrement Memory by One | PHA | Push Accumulator on Stack |
| AND | "AND" Memory with Accumulator | DEX | Decrement Index X by One | PHP | Push Processor Status on Stack |
| ASL | Shift left One Bit (Memory or Accumulator) | DEY | Decrement Index Y by One | PLA | Pull Accumulator from Stack |
| | • | | | PLP | Pull Processor Status from Stack |
| BCC | Branch on Carry Clear | EOR | "Exclusive-or" Memory with Accumulator | | |
| BCS | Branch on Carry Set | | | ROL | Rotate One Bit Left (Memory or Accumulator) |
| BEQ | Branch on Result Zero | INC. | Increment Memory by One | ROP | Rotate One Bit Right (Memory or Accumulator) |
| BIT | Test Bits in Memory with Accumulator | INX | Increment Index X by One | RTI | Return from Interrupt |
| BMI | Branch on Result Minus | INY | Increment Index Y by One | RTS | Return from Subroutine |
| BNE | Branch on Result not Zero | | | | |
| BPL | Branch on Result Plus | JMP | Jump to New Location | SBC | Subtract Memory from Accumulator with Borrow |
| BRK | Force Break | JSR | Jump to New Location Saving Return Address | SEC | Set Carry Flag |
| BVC | Branch on Overflow Elear | | | SED | Set Decimal Mode |
| BVS | Branch on Overflow Set | LDA | Load Accumulator with Memory | SEI | Set Interrupt Disable Status |
| | | LDX | Load Index X with Memory | STA | Store Accumulator in Memory |
| CLC | Clear Carry Flag | LDY | Load Index Y with Memory | STX | Store Index X in Memory |
| CLD | Clear Decimal Mode | LSR | Shift One Bit Right (Memory or Accumulator) | STY | Store Index Y in Memory |
| C1.1 | Clear Interrupt Disable Bit | | | | |
| CLV | Clear Overflow Flag | NOP. | No Operation | TAX | Transfer Accumulator to Index X |
| CMP | Compare Memory and Accumulator | | | TAY | Transfer Accumulator to Index Y |
| CPX | Compare Memory and Index X | ORA | "OR Memory with Accumulator | TSX | Transfer Stack Pointer to Index X |
| CPY | Compare Memory and Index Y | | | TXA | Transfer Index X to Accumulator |
| | · · | | | TXS | Transfer Index X to Stack Pointer |
| | | | | TYA | Transfer Index Y to Accumulator |
| | | | | | |


ADDRESSING MODES

- ACCUMULATOR ADDRESSING This form of addressing is represented with a one byte instruction, implying an operation on the accumulator.
- IMMEDIATE ADDRESSING In immediate addressing, the operand is contained in the second byte of the instruction, with no further memory addressing required.
- ABSOLUTE ADDRESSING In absolute addressing, the second byte of the instruction specifies the eight low order bits of the effective address while the third byte specifies the eight high order bits. Thus, the absolute addressing mode allows access to the entire 65K bytes of addressable memory.
- ZERO PAGE ADDRESSING The zero page instructions allow for shorter code and execution times by only fetching the second byte of the instruction and assuming a zero high address byte. Careful use of the zero page can result in significant increase in code efficiency.
- INDEXED ZERO PAGE ADDRESSING (X, Y indexing) This form of addressing is used in conjunction with the index register and is referred to as "Zero Page, X" or "Zero Page, Y". The effective address is calculated by adding the second byte to the contents of the index register. Since this is a form of "Zero Page" addressing, the content of the second byte references a location in page zero. Additionally due to the "Zero Page" addressing nature of this mode, no carry is added to the high order 8 bits of memory and crossing of page boundaries does not occur.
- INDEXED ABSOLUTE ADDRESSING (X, Y indexing) This form of addressing is used in conjunction with X and Y index register and is referred to as "Absolute, X", and "absolute, Y". The effective address is formed by adding the contents of X or Y to the address contained in the second and third bytes of the instruction. This mode allows the index register to contain the index or count value and the instruction to contain the base address. This type of indexing allows any location referencing and the index to modify multiple fields resulting in reduced coding and execution time.
- IMPLIED ADDRESSING In the implied addressing mode, the address containing the operand is implicitly stated in the operation code of the instruction.
- RELATIVE ADDRESSING Relative addressing is used only with branch instructions and establishes a destination for the conditional branch.
 - The second byte of the instruction becomes the operand which is an "Offset" added to the contents of the lower eight bits of the program counter when the counter is set at the next instruction. The range of the offset is -128 to +127 bytes from the next instruction.
- INDEXED INDIRECT ADDRESSING In indexed indirect addressing (referred to as (Indirect,X)), the second byte of the instruction is added to the contents of the X index register, discarding the carry. The result of this addition points to a memory location on page zero whose contents is the low order eight bits of the effective address. The next memory location in page zero contains the high order eight bits of the effective address. Both memory locations specifying the high and low order bytes of the effective address must be in page zero.
- INDIRECT INDEXED ADDRESSING In indirect indexed addressing (referred to as (Indirect),Y), the second byte of the instruction points to a memory location in page zero. The contents of this memory location is added to the contents of the Y index register, the result being the low order eight bits of the effective address. The carry from this addition is added to the contents of the next page zero memory location, the result being the high order eight bits of the effective address.
- ABSOLUTE INDIRECT The second byte of the instruction contains the low order eight bits of a memory location.

 The high order eight bits of that memory location is contained in the third byte of the instruction.


 The contents of the fully specified memory location is the low order byte of the effective address.

 The next memory location contains the high order byte of the effective address which is loaded into the sixteen bits of the program counter.



INSTRUCTION SET - OP CODES, Execution Time, Memory Requirements | MARIE | ARBOLUTE | REPORTAGE | ACCUMN | MAPLIED | (1MD) X) | (1MD) X | (1MD) X | (2MD) Y | (2, MAGE, X | ASS, BIN ERONIC | OPERATION. AND AAM+A ASL Cett 96 2 2 89 7 2 8 C C BRANCH ON C. 8 17 BRANCH ON C+1 12 8 C S BEQ ВІТ 09 2 2 BRANCH ON Z · 0 12 BPL BRANCH ON N+8 (2 BRK (See Fig. 11 B V C BRANCH ON V-8 12 BV S BRANCH ON VII 12 2 CLC .-C C L D 0+0 CLV 0+V CMP AM C9 2 2 CD 4 3 C5 3 2 E8 7 2 EC 4 3 E4 3 2 C9 7 7 CC 4 3 C4 3 7 CPX XM DEC M 1+M DEX X 1+X DEY Y 1+Y EOR A+M+A INC M-1+M 50 4 3 59 FE 7 3 INY | 111+1 J M P JUMP TO NEW LOC JSA ISer Fig. 2) JUMP SUB LDA

| | | 1100 | WE | HAI | ı. | ARS | OL | UTE | Ta | ERO | PAG | E | A | CUM | | 114 | PLIE | 0 | u | ND. | X) | - | NO | ,Y | 2,1 | AGE | × | 1 | us, | X | Γ | ABS | ٧. | T | REL | ATIV | ٤ | 140 | DIRI | ECT | 2. | PA | 66,1 | ū | co |)ND4 | TIO | N CC |)DE: | s |
|--------------------|-----------------------|------|----|------|----|-----|-----|-----------|-----|------------|------|-----|-----|-----|----|-----|------|-----|----|----------|----|-----|------|----|-------|-----|---|--------------|-----|--------------|----|-----|-----|---|-----|------|---|-----|------|--------------|-----|----|------|-----|--------------|----------|-----|------|------|---|
| MMEMORIC | OFERATION | OP | ŀ | ۷. | * | OF | N | * | 0 | • • | T | • | ᅇ | N | * | OP | N | * | OP | N | | ΩP | N | # | QР | N | | OP | 2 | * | ОР | z | | ŀ | γP | z i | • | O۴ | N | | OP | ŀ | | 1 | N | 2 | С | () | D | ٧ |
| LDX | M + X (1) | A | Ţ | П | 7 | ΑE | • | 3 | Ā | 6 3 | T | ī | 1 | | | | Γ. | | Г | Г | | Г | | | Г | | | | | Ţ | 86 | 1 | 3 | Τ | Т | Т | | | | | 96 | 4 | 1: | 1 | , | | | | | |
| LDY | M + Y (1) | 44 | 2 | ÷ | ١, | AC | ٠ | , | | ٠ 3 | 12 | 1 | 1 | - 1 | | | | | | | | | | | 84 | • | 2 | BC: | 4 | 3 | | ŀ | | ŀ | - | - 1 | | | | | ļ | | į. | 1 | J | | | | | |
| LSA | 9+C ∵ 10+c | | | * | İ | 46 | 6 | 13 | 4 | 5 5 | 1 | , | A | 2 | 1 | | | | Į | | i | | ! | ! | 56 | 6 | 7 | 51 | , | 3 | | ŀ | | 1 | - 1 | | 1 | | | | ì | 1 | Ċ | 1 | • | | , | | | |
| NOP | NO OPERATION | | 1 | 1 | ١ | i | İ | 1 | | 1 | Ţ | | - | - 1 | | EΑ | 2 | l i | | | 1 | | i | l | ļ | | | 1 | | | | 1 | 1 | İ | - 1 | - | | | | i | | | | 1 | | | | | | ٠ |
| ORA | AVM + A | 89 | 4 | 1 | 2 | • 0 | ٠ | 3 | | 5 | 3 : | 2 | - | | - | | | l | | 6 | 2 | 111 | 5 | 2 | 15 | 4 | 2 | 10 | 4 | 1.3 | 19 | 14 | 'n | ┙ | 1 | 1 | | | | <u>.</u> | 1_ | L | : | 1 | ′ | 1 | | _ | _ | _ |
| PHA | 2-1 2 M-A | T | 1 | 1 | ╗ | | | • | T | _ | 1 | 7 | | 1 | - | 48 | 3 | 1 | - | | | Г | - | | Г | | | | | 1 | | Т | , | Т | | Т | П | | | | I | I | | 1 | | | | | | |
| PHP | P M₁ S 1S | | | | ١ | | | | | | 1 | - | İ | | | • 8 | 3 | 1 | | ! | 1 | Ĺ | | | | | | | | ĺ | } | | 1 | | - ! | i | | | | i | | | | ı | | | | | - 1 | |
| PLA | S-1S MIA | | | 1 | - | | | | 1 | | į | | | | | 68 | 4 | 1 | | ļ | | | | | | | | | | | 1 | 1 | | | i | - | | | | | | | | - | • | | | | | |
| PLP | S-1S MiP | l | : | - | - | | | | 1 | | ļ | - | ı | | | 28 | 4 | 1 | | l | | | | | | | | | | | 1 | | | - | i | - | | | | | | | | - | | | | RED | | |
| ROL | | L | | | | 2€ | 6 | 13 | 21 | 6 | 5 . | 2 | 24 | ? | 1 | | Ĺ | : | L | L | | L | | | 36 | ħ | ? | 36 | 1 | , 3 | Ļ. | i. | _ | 1 | | | _ | L., | _ | • | 1 | +- | ÷ | 4 | | <u> </u> | | | | _ |
| ROR | FICHT DA | Τ | | Ī | | 6E | 6 | 3 | 6 | 6 | 5 | 2 (| 64 | 2 | 1 | | | i | | | i | Ĺ | | ĺ | 76 | 6 | 2 | 78 | 7 | į 3 | ł | 1 | Ţ | 1 | 1 | - [| | | | | ļ | ! | ļ | - [| | - | | | | |
| R _p T I | See Fig 11 RTRN INT | | | | | | | | | | | - [| İ | | | 49 | 6 | 1 | | | | [| | | | | | | | | - | | | 1 | | | - | | | | | | | ı | | (RE | 510 | RE D | ,, | |
| ATS | (See Fig. 2) RTRN SUB | ļ | | | | | | | 1 | | İ | 1 | | | | 69 | : 6 | | | | | 1 | | | | | | | | | | | | Ţ | | 1 | | | | | | | | ł | | | | | | |
| SBC | A M C → A (1 | E9 | ٠. | 7 | 2 | ΕĐ | ٠ | , 1 | E | 5 | 3 | 2 | | | | | ! | | Εì | 6 | 2 | 15. | 5 | 2 | 15 | 4 | 2 | FO | 4 | , | * | • | • | 1 | | - : | | | | | | | | - | , | , | 135 | | | • |
| SEC | 1 + C | ı | | i | | | | | 1 | | | - | į | | | 38 | | | i | | | ı | | | | | | | | | | | | 1 | | : | ì | | | | | | • | - | | | , | | | |
| SED | 1 + D | 1 | - | - | _ | | | ÷ | 4. | | | 4 | _ | _ | _ | - | 2 | + | ₽ | <u>-</u> | | ╀ | | | ┡ | | | ↓ | | | +- | - | | + | _ | - | | - | | | ╀ | - | ÷ | 4 | _ | _ | | | ÷ | - |
| SEI | 1 + 1 | 1 | | | | | | | ļ | | | - [| ĺ | | | 78 | 2 | . 1 | | i | | ı | | | | | | 1 | | | | | | - | | | | | | | | | | -[| | | | | | |
| STA | A + M | | | | | | | 3 | - [| | | - 1 | | | | ĺ | | | 81 | 1 6 | 2 | 191 | ** | 2 | 95 | • | 7 | 90 | 5 | j 3 | 98 | ٠, | • | 1 | | | | | | | | | | . | | | | | | |
| STX | × + w | 1 | | | | | | . 3 | - | | | - 1 | | | | | | : | | | • | 1 | | | | | | | | | | | | 1 | | | | | | | 96 | • | ١, | 1 | | | | | | |
| 1 | Y + W | 1 | | | | BC | : 4 | 3 | ٩ | 4 | 3 | ? | | | | | | | ľ | | | 1 | | | 94 | 4 | 2 | | | | | | | 1 | | | | | | | | | | 1 | | , | | | | |
| TAX | A - X | ╀ | _ | 4 | | _ | | + | + | _ | | - | _ | | | AA | 2 | 1 | ╄- | • | | ╀ | | | - | | | | | +- | ╀ | + | + | + | | ÷ | - | Н | H | + | ╁ | | +- | + | , | _ | | | _ | - |
| TAY | A + Y | | | | | | | | 1 | | | - | | | | 84 | | 1 | | | | | | • | | | | | | | | | 1 | 1 | | | - | | | | ı | i | 1 | - | , | Ţ | | | | |
| 1 | s + x | | | i | | | | | Ĺ | | | | | | | ı | , 7 | | ı | | | | | 1 | | | | ļ | ļ | 1 | | | - 1 | 1 | | | | | | | 1 | | i | - | • | | | | | |
| | x + A | 1 | | - 1 | | | | į. | 1 | | | | | 1 | | l' | 12 | 1 | ı | | i | | i. | | | | | l | ì | | | 1 | 1 | 1 | | | | | | | | | î | - | | | | | | |
| TXS | x + \$ | | 1 | | | | | 1 | 1 | | | - | . ' | | | 1 | 2 | 1 | | | 1 | Ţ. | 1 | | | : | | 1 | 1 | 1 | | İ | ł | 1 | | - 1 | | | | | ı | 1 | | - | , | , | | | | |
| TYA | Y - A | 1 | 1 | نے | | Ļ | | j. | 1 | <u>, i</u> | _ | | _ | | ۰. | 98 | INI | 11 | ٠, | | ٠ | ٠ | - | _ | _ | _ | | | _ | • | ۰. | - | | _ | ᆜ. | i. | | _ | | i e e | 111 | _ | | ~ | N. | , c | ~·· | 65 | | _ |
| | DD 1 TO "N" IF PAGE | | | | | | | | | | E | | | | | | 100 | | | | | | | | | | | | | | | | | | , | | w | | | | | | | | |) B | | | | |
| " A | DD 2 TO "N" IF BRAN | 1CH | 0 | cc | UR | S 7 | ō | DIF | FE | RE | NT F | PAC | 36. | | | | A. | | | | 4 | | | | | | | | | 496) 4965 | | | | | | • | | | | , 11 F 14 | | | | | | | | | | |
| 1 | ARRY NOT BORRO | | | | | | | | | | | | | | | | | | | | | | rock | A | 14.44 | 100 | | , | | | | | | | | ٠. | | | | | | | | | | | | | | |
| (4) IF | IN DECIMAL MODE : | 38 | C, | () I | SI | NV. | FU | ID A Z | ER | 0 6 | ES | UL. | т | | | | | | | | | | Pri | | | | | í | - | | | | | | | | | | | BIT | | | | | | | | | | |
| | | | | | | _ | _ | _ | - | _ | _ | - | - | _ | - | | | | | - | - | - | | | - | | | • | , | | _ | | | _ | - | _ | | - | _ | | | | | | _ | | | _ | | _ |



SY6502

* 65K Addressable Bytes of Memory

* TRQ Interrupt * NMI Interrupt

* On-the-chip Clock

/ TTL Level Single Phase Input

/ RC Time Base Input

/ Crystal Time Base Input

* SYNC Signal

(can be used for single instruction execution)

* RDY Signal

(can be used for single cycle execution)

* Two Phase Output Clock for Timing of Support Chips

Features of SY6502

ABO 6 23 DB2
ABI 7 22 DB3
AB2 B 21 DB4
AB3 9 20 DB5
AB4 10 19 DB6
AB5 11 18 DB7
AB6 12 17 AB11
AB7 13 16 AB10
AB8 14 15 AB9

* 4K Addressable Bytes of
Memory (AB00-AB11)

* On-the-chip Clock

* TRQ Interrupt

* NMI Interrupt

* 8 Bit Bi-Directional Data Bus

Features of SY6503

SY6504 - 28 Pin Package RES - 1 28- Ø2(OUT) 27 - ØO(IN) TRQ -3 26 - R/W 25 - DBO Vcc - 4 24 - DBI 23 - DB2 22 - DB3 21 - DB4 ABO - 5 AB1 - 6 AB2 - 7 AB3-8 20 - DB5 AB4 - 9 AB5 - 10 AB6 - 11 AB7 - 12 AB8 - 13 19 - DB6 18 - DB7 - ABI2 17 - ABII 16

AB9-14

SY6504

15 - AB10

* On-the-chip Clock

* TRQ Interrupt

* 8 Bit Bi-Directional Data Bus

Features of SY6504

* 8K Addressable Bytes of

Memory (ABOO-AB12)

SY6505 — 28 Pin Package 28 - Ø₂(OUT) 27 - Ø₀(IN) 26 - R/W 25 - DBO 24 - DBI 23 - DB2 22 - DB3 21 - DB4 RES -Vss -2 RDY -3 IRQ -4 Vcc -5 ABO -6 ABI - 7 AB2 - 8 20 - DB5 AB3 - 9 AB4-10 AB5-11 19 DB6 18 - D87 AB6 -12 17 - ABII AB7-13 16 - ABIO 15 - AB9 AB6 -14

SY6505

- * 4K Addressable Bytes of Memory (AB00-AB11)
- * On-the-chip Clock
- * IRQ Interrupt
- * RDY Signal
- * 8 Bit Bi-Directional Data Bus

Features of SY6505

```
SY6506 - 28 Pin Package
                                   28 - Ø<sub>2</sub>(OUT)

27 - Ø<sub>0</sub>(IN)

26 - R/W

25 - DBO

24 - DBI

23 - DB2

22 - DB3

21 - DB4


20 - DB5
                  RES -
              Vss - 2
                  TRO -
                            4
                   Vcc -
                            5
                  ABO-
                            6
                  ABI -
                           7
                  AB2 - 8
                  AB3-9
                                    19- DB6
                  AB4-10
                                    18 - DB7
                  A B 5-11
                  AB6-12
                                    17 - ABII
                  AB7-13
                                    16 - ABIO
                                    15 - AB9
                  AB8-14
```

SY6506

- * 4K Addressable Bytes of Memory (AB00-AB11)
- * On-the-chip Clock

 * TRQ Interrupt
- * Two phases off
- * 8 Bit Bi-Directional Data Bus

Features of SY6506




- * 65K Addressable Bytes of Memory

 * TRQ Interrupt
- * NMI Interrupt
- * RDY Signal
- * 8 Bit Bi-Directional Data Bus
- * SYNC Signal
- * Two phase input

 * Data Bus Enable


Features of SY6512



- * 4K Addressable Bytes of Memory (AB00-AB11) * Two phase clock input * IRQ Interrupt
- * 8 Bit Bi-Directional Data Bus

Features of SY6513

* NMI Interrupt




* 8K Addressable Bytes of
Memory (AB00-AB12)

* Two phase clock input

* TRQ Interrupt

* 8 Bit Bi-Directional Data Bus

Features of SY6514



* 4K Addressable Bytes of
Memory (AB00-AB11)


* Two phase clock input

* TRQ Interrupt

* 8 Bit Bi-Directional Data Bus

Features of SY6515

TIME BASE GENERATION OF INPUT CLOCK



APPENDIX J SY6522 DATA SHEET

Synertek

3050 Coronado Drive, Santa Clara, CA. 95051 (408) 984-8900 TWX 910-338-0135 SY6522


SY6522 (VERSATILE INTERFACE ADAPTER)

The SY6522 Versatile Interface Adapter (VIA) provides all of the capability of the SY6520. In addition, this device contains a pair of very powerful interval timers, a serial-to-parallel/parallel-to-serial shift register and input data latching on the peripheral ports. Expanded handshaking capability allows control of bi-directional data transfers between VIA's in multiple processor systems.

Control of peripheral devices is handled primarily through two 8-bit bi-directional ports. Each of these lines can be programmed to act as either an input or an output. Also, several peripheral I/O lines can be controlled directly from the interval timers for generating programmable frequency square waves and for counting externally generated pulses. To facilitate control of the many powerful features of this chip, the internal registers have been organized into an interrupt flag register, an interrupt enable register and a pair of function control registers.

- Very powerful expansion of basic SY6520 capability.
- N channel, depletion load technology, single +5V Supply.
- Completely static and TTL compatible.

- CMOS compatible peripheral control lines.
- Expanded "handshake" capability allows very positive control of data transfers between processor and peripheral devices.



B-15K-10/77

MAXIMUM RATINGS


| | Symbol | Value | Unit |
|-----------------------------|------------------|--------------|------|
| Supply Voltage | Vcc | -0.3 to +7.0 | Vdc |
| Input Voltage | Vin | -0.3 to +7.0 | Vdc |
| Operating Temperature Range | $T_{\mathbf{A}}$ | 0 to +70 | °C |
| Storage Temperature Range | T_{stg} | -55 to +150 | °C |

This device contains circuitry to protect the inputs against damage due to high static voltages. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages.

Electrical Characteristics (V_{CC} = 5.0V \pm 5%, V_{SS} = 0, T_A = 0°C to 70°C unless otherwise noted)

| CHARACTERISTIC | SYMBOL | MIN | TYP | MAX | UNIT |
|---|-----------------|----------|----------|------|---------------|
| Input high voltage (normal operation) | V _{IH} | +2.4 | _ | Vcc | Vdc |
| Input Low Voltage (normal operation) | VIL | -0.3 | _ | +0.4 | Vdc |
| Input Leakage current - VIN = 0 to 5 Vdc | IIN | _ | ±1.0 | ±2.5 | μAdc |
| R/W, RES, RS0, RS1, RS2, RS3, CS1, | | | | | |
| <u>CS2</u> , CA1, Φ2 | | | | | |
| Off-state input current - V_{IN} = .4 to 2.4 V | ITSI | - | ±2.0 | ±10 | μAdc |
| Vcc = Max, D0 to D7 | | | | | |
| Input high current - V _{IH} = 2.4 V | IIH | -100 | -250 | ' | μAdc |
| PAO - PA7, CA2, PBO - PB7, CB1, CB2 | | | | | |
| Input low current - VIL = 0.4 Vdc | IIL | _ | -1.0 | -1.6 | m Adc |
| PAO - PA7, CA2, PBO - PB7, CB1, CB2 | | | | | |
| Output high voltage | VOH | 2.4 | - | | Vdc |
| $Vcc = min, I_{load} = -100 \mu Adc$ | | | | | |
| PAO - PA7, CA2, PBO -PB7, CB1, CB2 | | | | | |
| Output low voltage | V _{OL} | _ | _ | +0.4 | Vdc |
| $Vcc = min, I_{load} = 1.6 mAdc$ | | | | | |
| Output high current (sourcing) | IOH | | | | |
| V _{OH} = 2.4 V | | -100 | -1000 | - | μAdc |
| V _{OH} = 1.5 V, PB0 - PB7, CB1, CB2 | | -3.0 | -5.0 | | m A dc |
| Output low current (sinking) | IOL | 1.6 | - | _ | mAdc |
| V _{OL} = 0.4 Vdc | | | | | |
| Output leakage current (off state) | Ioff | - | 1.0 | 10 | μAdc |
| ĪRQ | | | | | |
| Input capacitance - TA = 25°C, f = 1 Mhz | Cin | | } | | |
| R/W , \overline{RES} , $RS0$, $RS1$, $RS2$, $RS3$, $CS1$, $\overline{CS2}$ | | - | - | 7.0 | pF |
| DO - D7, PA0 - PA7, CA1, CA2, PB0 - PB7, | | - | | 10 | pF |
| CB1, CB2 | | | | | |
| Φ2 input | | | | 20 | pF |
| Output capacitance - T _A = 25°C, f = 1 Mhz | Cout | | | 10 | pF |
| Power dissipation | P _d | <u> </u> | <u> </u> | 1000 | MW |

Figure 2. READ TIMING CHARACTERISTICS



DYNAMIC CHARACTERISTICS

Read Timing Characteristics (Figure 2, loading 130 pF and one TTL load)

| Characteristic | Symbol | Min | Тур | Max | Unit |
|--|--------|-----|-----|-----|------|
| Cycle time | TCY | 1 | - | 50 | μs |
| Delay time, address valid to clock positive transition | TACR | 180 | _ | _ | nS |
| Delay time, clock positive transition to data valid on bus | TCDR | _ | _ | 395 | nS |
| Peripheral data setup time | TPCR | 300 | _ | - | nS |
| Data bus hold time | THR | 10 | _ | _ | nS |
| Rise and fall time for clock input | TCR | - | _ | 25 | nS |
| | TCF | | | | |

Write Timing Characteristics (Figure 3)

| Characteristic | Symbol | Min | Тур | Max | Unit |
|---|--------|------|-----|-----|------|
| Cycle Time | TCY | 1 | _ | 50 | μS |
| Enable pulse width | TC | 0.47 | | 25 | μS |
| Delay time, address valid to clock positive transition | TACW | 180 | | - | nS |
| Delay time, data valid to clock negative transition | TDCW | 300 | _ | _ | nS |
| Delay time, read/write negative transition to clock positive transition | Twcw | 180 | - | _ | nS |
| Data bus hold time | THW | 10 | ŀ | 1 | nS |
| Delay time, Enable negative transition to peripheral data valid | TCPW | - | _ | 1.0 | μS |
| Delay time, clock negative transition to peripheral data valid | TCMOS | - | _ | 2.0 | μS |
| CMOS (Vcc - 30%) | | | | | |

Figure 3. WRITE TIMING CHARACTERISTICS





Figure 4. I/O TIMING CHARACTERISTICS



PERIPHERAL INTERFACE CHARACTERISTICS

| Characteristic | Symbol | Min | Тур | Max | Unit |
|--|------------------|-------|-----|-----|----------|
| Rise and fall time for CA1, CB1, CA2, and CB2 input signals. | TRF | _ | _ | 1.0 | μS |
| Delay time, clock negative transition to CA2 negative transition | T _{CA2} | _ | _ | 1.0 | μS |
| (read handshake or pulse mode). | | | | | |
| Delay time, clock negative transition to CA2 positive transition | T _{RS1} | _ | _ | 1.0 | μS |
| (pulse mode). | | | | | |
| Delay time, CA1 active transition to CA2 positive transition | T _{RS2} | _ | _ | 2.0 | μS |
| (handshake mode). | | | | | |
| Delay time, clock positive transition to CA2 or CB2 negative | TWHS | - | _ | 1.0 | μS |
| transition (write handshake). | | | | | |
| Delay time, peripheral data valid to CB2 negative transition. | TDC | 0 | | 1.5 | μS |
| Delay time, clock positive transition to CA2 or CB2 positive | T _{RS3} | - | | 1.0 | μS |
| transition (pulse mode). | | | | | <u> </u> |
| Delay time, CB1 active transition to CA2 or CB2 positive | T _{RS4} | _ | _ | 2.0 | μS |
| transition (handshake mode). | | | | | |
| Delay time, peripheral data valid to CA1 or CB1 active | TIL | 300 - | _ | - | nS |
| transition (input latching). | | | | | |
| Delay time, CB1 negative transition to CB2 data valid | T _{SR1} | - | - | 300 | nS |
| (internal SR clock, shift out). | | | | | |
| Delay time, negative transition of CB1 input clock to CB2 | T _{SR2} | _ | _ | 300 | nS |
| data valid (external clock, shift out). | | | | | ļ |
| Delay time, CB2 data valid to positive transition of CB1 | T _{SR3} | | | 300 | nS |
| clock (shift in, internal or external clock) | | | | | |
| Pulse Width - PB6 Input Pulse | TIPW | 2 | _ | _ | μS |
| Pulse Width - CB1 Input Clock | TICW | 2 | _ | _ | μS |
| Pulse Spacing - PB6 Input Pulse | IIPS | 2 | _ | _ | μS |
| Pulse Spacing - CB1 Input Pulse | IICS | 2 | | | μS |

PROCESSOR INTERFACE

This section contains a description of the buses and control lines which are used to interface the SY6522 to the system processor. Electrical parameters associated with this interface are specified elsewhere in this document.

1. Phase Two Clock (Φ2)

Data transfers between the SY6522 and the system processor take place only while the Phase Two Clock is high. In addition, Φ 2 acts as the time base for the various timers, shift registers, etc. on the chip.

2. Chip Select Lines (CS1, CS2)

The two chip select inputs are normally connected to processor address lines either directly or through decoding. The selected SY6522 register will be accessed when CS1 is high and CS2 is low.

3. Register Select Lines (RS0, RS1, RS2, RS3)

The four Register select lines are normally connected to the processor address bus lines to allow the processor to select the internal SY6522 register which is to be accessed. The sixteen possible combinations access the registers as follows:

| RS3 | RS2 | RS1 | RS0 | REGISTER | REMARKS |
|-----|-----|-----|-----|----------------|-----------------------------------|
| L | L | L | L | ORB, IRB | |
| L | L | L | Н | ORA, IRA | Controls Handshake |
| L | L | Н | L | DDRB | |
| L | L | Н | Н | DDRA | |
| L | Н | L | L | Tl L-L | Write Latch Read Counter |
| L | Н | L | Н | T1C-H | Trigger T1L-L/ T1C-L Transfer |
| L | Н | Н | L | T1L-L | |
| L | Н | Н | Н | T1L-H | |
| Н | L | L | L | T2L-L T2C-L | Write Latch Read Counter |
| Н | L | L | Н | T2C-H | Triggers T2L-L/ T2C-L Transfer |
| Н | L | Н | L | SR | |
| Н | L | Н | Н | ACR | |
| Н | Н | L | L | PCR | |
| Н | Н | L | Н | IFR | |
| Н | Н | Н | L | IER | |
| Н | Н | Н | Н | ORA | No Effect on Handshake |

NOTE: $L \le 0.4V$ $H \ge 2.4V$

4. Read/Write Line (R/W)

The direction of the data transfers between the SY6522 and the system processor is controlled by the R/W line. If R/W is low, data will be transferred out of the processor into the selected SY6522 register (write operation). If R/W is high and the chip is selected, data will be transferred out of the SY6522 (read operation).

5. Data Bus (DB0 - DB7)

The 8 bi-directional data bus lines are used to transfer data between the SY6522 and the system processor. The internal drivers will remain in the high-impedance state except when the chip is selected (CS1=HI, $\overline{CS2}$ =LO), Read/Write is high and the Phase Two Clock is high. At this time, the contents of the selected register are placed on the data bus. When the chip is selected, with Read/Write low and $\Phi 2 = 1$, the data on the data bus will be transferred into the selected SY6522 register.

6. Reset (RES)

The reset input clears all internal registers to logic 0 (except T1, T2 and SR). This places all peripheral interface lines in the input state, disables the timers, shift register, etc. and disables interrupting from the chip.

7. Interrupt Request (IRQ)

The Interrupt Request output goes low whenever an internal interrupt flag is set and the corresponding interrupt enable bit is a logic 1. This output is "open-drain" to allow the interrupt request signal to be "wire-or'ed" with other equivalent signals in the system.

PERIPHERAL INTERFACE

This section contains a brief description of the buses and control lines which are used to drive peripheral devices under control of the internal SY6522 registers.

1. Peripheral A Port (PA0 - PA7)

The Peripheral A port consists of 8 lines which can be individually programmed to act as an input or an output under control of a Data Direction Register. The polarity of output pins is controlled by an Output Register and input data can be latched into an internal register under control of the CA1 line. All of these modes of operation are controlled by the system processor through the internal control registers. These lines represent one standard TTL load in the input mode and will drive one standard TTL load in the output mode.

2. Peripheral A Control Lines (CA1, CA2)

The two peripheral A control lines act as interrupt inputs or as handshake outputs. Each line controls an internal interrupt flag with a corresponding interrupt enable bit. In addition, CA1 controls the latching of data on Peripheral A Port Input lines. The various modes of operation are controlled by the system processor through the internal control registers. CA1 is a high-impedance input only while CA2 represents one standard TTL load in the input mode. CA2 will drive one standard TTL load in the output mode.

3. Peripheral B Port (PBO - PB7)

The Peripheral B Port consists of 8 bi-directional lines which are controlled by an output register and a data direction register in much the same manner as the PA port. In addition, the polarity of the PB7 output signal can be controlled by one of the interval timers while the second timer can be programmed to count pulses on the PB6 pin. These lines represent one standard TTL load in the input mode and will drive one standard TTL load in the output mode. In addition, they are capable of sourcing 3.0 ma at 1.5 VDC in the output mode to allow the outputs to directly drive Darlington transistor switches.

4. Peripheral B Control Lines (CB1, CB2)

The Peripheral B control lines act as interrupt inputs or as handshake outputs. As with CA1 and CA2, each line controls an interrupt flag with a corresponding interrupt enable bit. In addition, these lines act as a serial port under control of the Shift Register. These lines represent one standard TTL load in the input mode and will drive one standard TTL load in the output mode. In addition, they are capable of sourcing 3.0 ma at 1.5 VDC in the output mode to allow the outputs to directly drive Darlington transistor switches.




Figure 5. PERIPHERAL DATA OUTPUT BUFFERS

SY6522 OPERATION

This section contains a discussion of the various blocks of logic shown in Figure 1. In addition, the internal operation of the SY6522 is described in detail.

A. Data Bus Buffers (DB), Peripheral A Buffers (PA), Peripheral B Buffers (PB)

The characteristics of the buffers which provide the required voltage and current drive capability were discussed in the previous section. Electrical parameters for these buffers are specified elsewhere in this document.

B. Chip Access Control

The Chip Access Control contains the necessary logic to detect the chip select condition and to decode the Register Select inputs to allow accessing the desired internal registers. In addition, the R/W and $\Phi 2$ signals are utilized to control the direction and timing of data transfers. When writing into the SY6522, data is first latched into a data input register during $\Phi 2$. Data is then transferred into the desired internal register during $\Phi 2$. Chip Select. This allows the peripheral I/O lines to change states cleanly. When the processor reads the SY6522, data is transferred from the desired internal register directly onto the Data Bus during $\Phi 2$.

C. Port A Registers, Port B Registers

Three registers are used in accessing each of the 8-bit peripheral ports. Each port has a Data Direction Register (DDRA, DDRB) for specifying whether the peripheral pins are to act as inputs or outputs. A 0 in a bit of the Data Direction Register causes the corresponding peripheral pin to act as an input. A 1 causes the pin to act as an output.

Each peripheral pin is also controlled by a bit in the Output Register (ORA, ORB) and an Input Register (IRA, IRB). When the pin is programmed to act as an output, the voltage on the pin is controlled by the corresponding bit of the Output Register. A 1 in the Output Register causes the pin to go high, and a 0 causes the pin to go low. Data can be written into Output Register bits corresponding to pins which are programmed to act as inputs; however, the pin will be unaffected.

Reading a peripheral port causes the contents of the Input Register (IRA, IRB) to be transferrred onto the Data Bus. With input latching disabled, IRA will always reflect the data on the PA pins. With input latching enabled, IRA will reflect the contents of the Port A prior to setting the CA1 Interrupt Flag (IFR1) by an active transition on CA1.

The IRB register operates in a similar manner. However, for output pins, the corresponding IRB bit will reflect the contents of the Output Register bit instead of the actual pin. This allows proper data to be read into the processor if the output pin is not allowed to go to full voltage. With input latching enabled on Port B, setting CB1 interrupt flag will cause the IRB to latch this combination of input data and ORB data until the interrupt flag is cleared.

D. Handshake Control

The SY6522 allows very positive control of data transfers between the system processor and peripheral devices through the operation of "handshake" lines. Port A lines (CA1, CA2) handshake data on both a read and a write operation while the Port B lines (CB1, CB2) handshake on a write operation only.

Read Handshake


Positive control of data transfers from peripheral devices into the system processor can be accomplished very effectively using "Read" handshaking. In this case, the peripheral device must generate "Data Ready" to signal the processor that valid data is present on the peripheral port. This signal normally interrupts the processor, which then reads the data, causing generation of a "Data Taken" signal. The peripheral device responds by making new data available. This process continues until the data transfer is complete.


In the SY6522, automatic "Read" handshaking is possible on the Peripheral A port only. The CA1 interrupt input pin accepts the "Data Ready" signal and CA2 generates the "Data Taken" signal. The Data Ready signal will set an internal flag which may interrupt the processor or which can be polled under software control. The Data Taken signal can either be a pulse or a level which is set low by the system processor and is cleared by the Data Ready signal. These options are shown in Figure 6 which illustrates the normal Read Handshaking sequence.

Write Handshake

2. Signals "data taken" to the system processor.

The sequence of operations which allows handshaking data from the system processor to a peripheral device is very similar to that described in Section A for Read Handshaking. However, for "Write" handshaking, the processor must generate the "Data Ready" signal (through the SY6522) and the peripheral device must respond with the "Data Taken" signal. This can be accomplished on both the PA port and the PB port on the SY6522. CA2 or CB2 acts as a Data Ready Output in either the DC level of pulse mode and CA1 or CB1 accepts the "Data Taken" signal from the peripheral device, setting the interrupt flag and clearing the "Data Ready" output. This sequence is shown in Figure 7.





E. Timer 1

Interval Timer T1 consists of two 8-bit latches and a 16-bit counter. The latches are used to store data which is to be loaded into the counter. After loading, the counter decrements at system clock rate, i.e., under control of the clock applied to the Phase Two input pin. Upon reaching zero, an interrupt flag will be set, and IRQ will go low. The timer will then disable any further interrupts, or will automatically transfer the contents of the latches into the counter and will continue to decrement. In addition, the timer can be instructed to invert the output signal on a peripheral pin each time it "times-out". Each of these modes is dicussed separately below.

Writing the Timer 1 Registers

The operations which take place when writing to each of the four T1 addresses are as follows:

| RS3 | RS2 | RS1 | RS0 | Operation (R/W =L) |
|-----|---------------------------------------|-----|-----|--|
| L | Н | L | L | Write into low order latch. |
| | · · · · · · · · · · · · · · · · · · · | | | Write into high order latch. |
| L | Н | L | Н | Write into high order counter. Transfer low order latch into low order counter. Reset T1 interrupt flag. |
| L. | Н | Н | L | Write into low order latch. |
| L | Н | Н | Н | Write into high order latch. Reset T1 interrupt flag. |

Note that the processor does not write directly into the low order counter (T1C-L). Instead, this half of the counter is loaded automatically from the low order latch when the processor writes into the high order counter. In fact, it may not be necessary to write to the low order counter in some applications since the timing operation is triggered by writing to the high order counter.

The second set of addresses allows the processor to write into the latch register without affecting the count-down in progress. This is discussed in detail below.

Reading the Timer 1 Registers

For reading the Timer 1 registers, the four addresses relate directly to the four registers as follows.

| RS3 | RS2 | RS1 | RS0 | Operation (R/W = H) |
|-----|-----|-----|-----|---|
| Ī. | н | L | L | Read T1 low order counter. Reset T1 interrupt flag. |
| L | Н | L | Н | Read T1 high order counter. |
| L | Н | Н | L | Read T1 low order latch. |
| L | Н | Н | Н | Read T1 high order latch. |

Timer 1 Operating Modes

Two bits are provided in the Auxiliary Control Register to allow selection of the T1 operating modes. These bits and the four possible modes are as follows:

| ACR7 Output Enable | ACR6 "Free-Run" Enable | Mode |
|-----------------------|------------------------|--|
| 0 | 0 | Generate a single time-out interrupt each time T1 is loaded. PB7 disabled. |
| 0 | 1 | Generate continuous interrupts. PB7 disabled. |
| 1 | 0 | Generate a single interrupt and an output pulse on PB7 for each T1 load operation. |
| 1 | 1 | Generate continuous interrupts and a square wave output on PB7. |

TIMER 1 ONE-SHOT MODE


The interval timer one-shot mode allows generation of a single interrupt for each timer load operation. As with any interval timer, the delay between the "write T1C-H" operation and generation of the processor interrupt is a direct function of the data loaded into the timing counter. In addition to generating a single interrupt, Timer 1 can be programmed to produce a single negative pulse on the PB7 peripheral pin. With the output enabled (ACR7=1) a "write T1C-H" operation will cause PB7 to go low. PB7 will return high when Timer 1 times out. The result is a single programmable width pulse.

NOTE

PB7 will act as an output if DDRB7 = 1 or if ACR7 = 1. However, if both DDRB7 and ACR7 are logic 1, PB7 will be controlled from Timer 1 and ORB7 will have no effect on the pin.

In the one-shot mode, writing into the high order latch has no effect on the operation of Timer 1. However, it will be necessary to assure that the low order latch contains the proper data before initiating the count-down with a "write T1C-H" operation. When the processor writes into the high order counter, the T1 interrupt flag will be cleared, the contents of the low order latch will be transferred into the low order counter, and the timer will begin to decrement at system clock rate. If the PB7 output is enabled, this signal will go low on the phase two following the write operation. When the counter reaches zero, the T1 interrupt flag will be set, the TRQ pin will go low (interrupt enabled), and the signal on PB7 will go high. At this time the counter will continue to decrement at system clock rate. This allows the system processor to read the contents of the counter to determine the time since interrupt. However, the T1 interrupt flag cannot be set again unless it has been cleared as described elsewhere in this specification.

Timing for the SY6522 interval timer one-shot modes is shown in figure 8.




TIMER 1 FREE-RUNNING MODE

The most important advantage associated with the latches in T1 is the ability to produce a continuous series of evenly spaced interrupts and the ability to produce a square wave on PB7 whose frequency is not affected by variations in the processor interrupt response time. This is accomplished in the "free-running" mode.

In the free-running mode (ACR6 = 1), the interrupt flag is set and the signal on PB7 is inverted each time the counter reaches zero. However, instead of continuing to decrement from zero after a time-out, the timer automatically transfers the contents of the latch into the counter (16 bits) and continues to decrement from there. The interrupt flag can be cleared by writing T1C-H, by reading T1C-L, or by writing directly into the flag as described below. However, it is not necessary to rewrite the timer to enable setting the interrupt flag on the next time-out.

All interval timers in the SY6500 family devices are "re-triggerable". Rewriting the counter will always re-initialize the time-out period. In fact, the time-out can be prevented completely if the processor continues to rewrite the timer before it reaches zero. Timer 1 will operate in this manner if the processor writes into the high order counter (T1C-H). However, by loading the latches only, the processor can access the timer during each down-counting operation without affecting the time-out in process. Instead, the data loaded into the latches will determine the length of the next time-out period. This capability is particularly valuable in the free-running mode with the output enabled. In this mode, the signal on PB7 is inverted and the interrupt flag is set with each time-out. By responding to the interrupts with new data for the latches, the processor can determine the period of the next half cycle during each half cycle of the output signal on PB7. In this manner, very complex waveforms can be generated. Timing for the free-running mode is shown in Figure 9.

Figure 9. TIMER 1 "FREE-RUNNING" MODE



F. Timer 2

Timer 2 operates as an interval timer (in the "one-shot" mode only), or as a counter for counting negative pulses on the PB6 peripheral pin. A single control bit is provided in the Auxiliary Control Register to select between these two modes. This timer is comprised of a "write-only" low-order latch (T2L-L), a "read-only" low-order counter and a read/write high order counter. The counter registers act as a 16-bit counter which decrements at Φ 2 rate.

Timer 2 addressing can be summarized as follows:

| RS3 | RS2 | RS1 | RS0 | R/W = 0 | R/W = 1 |
|-----|-----|-----|-----|--|------------------------------------|
| Н | L | L | L | Write T2L-L | Read T2C-L Clear Interrupt flag |
| Н | L | L | Н | Write T2C-H Transfer T2L-L to T2C-L Clear Interrupt flag | Read T2C-H |


Timer 2 Interval Timer Mode

As an interval timer, T2 operates in the "one-shot" mode similar to Timer 1. In this mode, T2 provides a single interrupt for each "write T2C-H" operation. After timing out, the counter will continue to decrement. However, setting of the interrupt flag will be disabled after initial time-out so that it will not be set by the counter continuing to decrement through zero. The processor must rewrite T2C-H to enable setting of the interrupt flag. The interrupt flag is cleared by reading T2C-L or by writing T2C-H. Timing for this operation is shown in Figure 8.

Timer 2 Pulse Counting Mode

In the pulse counting mode, T2 serves primarily to count a predetermined number of negative-going pulses on PB6. This is accomplished by first loading a number into T2. Writing into T2C-H clears the interrupt flag and allows the counter to decrement each time a pulse is applied to PB6. The interrupt flag will be set when T2 reaches zero. At this time the counter will continue to decrement with each pulse on PB6. However, it is necessary to rewrite T2C-H to allow the interrupt flag to set on subsequent down-counting operations. Timing for this mode is shown in Figure 10. The pulse must be low on the leading edge of Φ 2.

Figure 10. TIMER 2 PULSE COUNTING MODE



G. Shift Register

The Shift Register (SR) performs serial data transfers into and out of the CB2 pin under control of an internal modulo-8 counter. Shift pulses can be applied to the CB1 pin from an external source or, with the proper mode selection, shift pulses generated internally will appear on the CB1 pin for controlling external devices.

The control bits which select the various shift register operating modes are located in the Auxiliary Control Register. These bits can be set and cleared by the system processor to select one of the operating modes discussed in the following paragraphs.

Shift Register Input Modes

Bit 4 of the Auxiliary Control Register selects the input or output modes. There are three input modes and four output modes, differing primarily in the source of the pulses which control the shifting operation. With ACR4 = 0 the input modes are selected by ACR3 and ACR2 as follows:

| ACR4 | ACR3 | ACR2 | Mode |
|------|------|------|------------------------------------|
| 0 | 0 | 0 | Shift Register Disabled |
| 0 | 0 | 1 | Shift in under control of Timer 2 |
| 0 | 1 | 0 | Shift in at System Clock Rate. |
| 0 | 1 | 1 | Shift in under control of external |
| | | | input pulses |


Mode 000 - Shift Register Disabled

The 000 mode is used to disable the Shift Register. In this mode the microprocessor can write or read the SR, but the shifting operation is disabled and operation of CB1 and CB2 is controlled by the appropriate bits in the Peripheral Control Register (PCR). In this mode the SR Interrupt Flag is disabled (held to a logic 0).

Mode 001 - Shift in Under Control of Timer 2


In this mode the shifting rate is controlled by the low order 8 bits of T2. Shift pulses are generated on the CB1 pin to control shifting in external devices. The time between transitions of this output clock is a function of the system clock period and the contents of the low order T2 latch.

The shifting operation is triggered by writing or reading the shift register. Data is shifted first into the low order bit of SR and is then shifted into the next higher order bit or the shift register on the trailing edge of each clock pulse. As shown in Figure 11, the input data should change before the leading edge of the clock pulse. This data is loaded into the shift register during the system clock cycle following the trailing edge of the clock pulse. After 8 clock pulses, the shift register interrupt flag will be set and IRQ will go low.



Mode 010 - Shift in at System Clock Rate

In this mode the shift rate is a direct function of the system clock frequency. CB1 becomes an output which generates shift pulses for controlling external devices. Timer 2 operates as an independent interval timer and has no effect on SR. The shifting operation is triggered by reading or writing the Shift Register. Data is shifted first into bit 0 and is then shifted into the next higher order bit of the shift register on the trailing edge of each clock pulse. After 8 clock pulses, the shift register interrupt flag will be set, and the output clock pulses on CB1 will stop.



Mode 011 - Shift in Under Control of External Clock

In this mode CB1 becomes an input. This allows an external device to load the shift register at its own pace. The shift register counter will interrupt the processor each time 8 bits have been shifted in. However, the shift register counter does not stop the shifting operation; it acts simply as a pulse counter. Reading or writing the Shift Register resets the Interrupt flag and initializes the SR counter to count another 8 pulses.

Note that the data is shifted during the first system clock cycle following the leading edge of the CB1 shift pulse. For this reason, data must be held stable during the first full cycle following CB1 going high. Timing for this operation is shown in Figure 13.




Figure 13. TIMING SEQUENCE FOR SHIFTING IN UNDER CONTROL OF EXTERNAL CLOCK

Shift Register Output Modes

The four Shift Register Output Modes are selected by setting the Input/Output Control Bit (ACR4) to a logic 1 and then selecting the specific output mode with ACR3 and ACR2. In each of these modes the Shift Register shifts data out of bit 7 to the CB2 pin. At the same time the contents of bit 7 are shifted back into bit 0. As in the input modes, CB1 is used either as an output to provide shifting pulses out or as an input to allow shifting from an external pulse. The four modes are as follows:

| ACR4 | ACR3 | ACR2 | Mode |
|------|------|------|---|
| 1 | 0 | 0 | Shift out - Free-running mode. Shift rate controlled by T2. |
| 1 | 0 | 1 | Shift out - Shift rate controlled by T2. Shift pulses generated on CB1. |
| ì | 1 | 0 | Shift out at system clock rate. |
| 1 | 1 | 1 | Shift out under control of an external pulse. |


Mode 100 Free-Running Output

This mode is very similar to mode 101 in which the shifting rate is set by T2. However, in mode 100 the SR Counter does not stop the shifting operation. Since the Shift Register bit 7 (SR7) is recirculated back into bit 0, the 8 bits loaded into the shift register will be clocked onto CB2 repetitively. In this mode the shift register counter is disabled.

Mode 101 - Shift out Under Control of T2

In this mode the shift rate is controlled by T2 (as in the previous mode). However, with each read or write of the shift register the SR Counter is reset and 8 bits are shifted onto CB2. At the same time, 8 shift pulses are generated on CB1 to control shifting in External devices. After the 8 shift pulses, the shifting is disabled, the SR Interrupt Flag is set and CB2 goes to a state determined by the CB2 Control bit (PC5) in the Peripheral Control Register.


The CB2 Control bits (PC7, PC6, and PC5) must be used to set CB2 to a manual output selecting either a high or low polarity. If the shift register is reloaded before the last time-out, the shifting will continue. This sequence is illustrated in Figure 14.



Mode 110 - Shifting out at System Clock Rate

In this mode the shift register operation is similar to that shown in Figure 11. However, the shifting rate is a function of the system clock on the chip enable pin $(\Phi 2)$ and is independent of T2. Timer 2 resumes its normal function as an independent interval timer. Figure 15 illustrates the timing sequence for mode 110.

Figure 15. SHIFTING OUT UNDER CONTROL OF SYSTEM CLOCK



1. Data out determined by CB2 control in PCR.

Mode 111 - Shift out under Control of an External Pulse

In this mode, shifting is controlled by pulses applied to the CB1 pin by an external device. The SR counter sets the SR Interrupt flag each time it counts 8 pulses but it does not disable the shifting function. Each time the microprocessor writes or reads the shift register, the SR Interrupt flag is reset and the SR counter is initialized to begin counting the next 8 shift pulses on pin CB1. After 8 shift pulses, the interrupt flag is set. The microprocessor can then load the shift register with the next byte of data.

WRITE SR
OPERATION
INPUT CLK
(CB1)

OUTPUT DATA
(CB2)

Figure 16. SHIFTING OUT UNDER CONTROL OF EXTERNAL CLOCK

H. Interrupt Control

Controlling interrupts within the SY6522 involves three principal operations. These are flagging the interrupts, enabling interrupts and signalling to the processor that an active interrupt exists within the chip. Interrupt flags are set by interrupting conditions which exist within the chip or on inputs to the chip. These flags normally remain set until the interrupt has been serviced. To determine the source of an interrupt, the microprocessor must examine these flags in order from highest to lowest priority. This is accomplished by reading the flag register into the processor accumulator, shifting this register either right or left and then using conditional branch instructions to detect an active interrupt.

Associated with each interrupt flag is an interrupt enable bit. This bit can be set or cleared by the processor to enable interrupting the processor from the corresponding interrupt flag. If an interrupt flag is set to a logic 1 by an interrupting condition, and the corresponding interrupt enable bit is set to a 1, the Interrupt Request Output (\overline{IRQ}) will go low. \overline{IRQ} is an "open-collector" output which can be "wire-or'ed" with other devices in the system to interrupt the processor.

In the SY6522, all the interrupt flags are contained in one register. In addition, bit 7 of this register will be read as a logic 1 when an interrupt exists within the chip. This allows very convenient polling of several devices within a system to locate the source of an interrupt.

| REGISTER | REGISTER BIT | | | | | | | | |
|---------------------------------------|--------------------------|------------|------------|--------------|-----|----|-----|-----|--|
| NAME | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| Interrupt Flag Register (IFR) | IRQ | T 1 | T 2 | СВ1 | СВ2 | SR | CA1 | CA2 | |
| Interrupt Enable Register (IFR) | Set/ clear control | Т1 | Т2 | C B 1 | CB2 | SR | CAī | CA2 | |

Interrupt Flag Register

The IFR is a read/bit-clear register. When the proper chip select and register signals are applied to the chip, the contents of this register are placed on the data bus. Bit 7 indicates the status of the $\overline{1RQ}$ output. This bit corresponds to the logic function: IRQ = IFR6 x IER6 + IFR5 x IER5 + IFR4 x IER4 + IFR3 x IER3 + IFR2 x IER2 + IFR1 x IER1 + IFR0 x IER0. Note: X = logic AND, + = Logic OR.

Bits six through zero are latches which are set and cleared as follows:

| Bit # | Set by | Cleared By | | |
|-------|---|---|--|--|
| 0 | Active transition of the signal on the CA2 pin. | Reading or writing the A port Output Register (ORA) using address 0001. | | |
| 1 | Active transition of the signal on the CA1 pin. | Reading or writing the A Port Output Register (ORA) using address 0001. | | |
| 2 | Completion of eight shifts. | Reading or writing the Shift Register. | | |
| 3 | Active transition of the signal on the CB2 pin. | Reading or writing the B Port Output Register. | | |
| 4 | Active transition of the signal on the CB1 pin. | Reading or writing the B Port Output Register. | | |
| 5 | Time-out of Timer 2. | Reading T2 low order counter. Writing T2 high order counter. | | |
| 6 | Time-out of Timer 1. | Reading T1 low order counter. Writing T1 high order counter. | | |

The IFR bit 7 is not a flag. Therefore, this bit is not directly cleared by writing a logic 1 into it. It can only be cleared by clearing all the flags in the register or by disabling all the active interrupts as discussed in the next section.

Interrupt Enable Register (IER)

For each interrupt flag in IFR, there is a corresponding bit in the Interrupt Enable Register. The system processor can set or clear selected bits in this register to facilitate controlling individual interrupts without affecting others. This is accomplished by writing to address 1110 (IER address). If bit 7 of the data placed on the system data bus during this write operation is a 0, each 1 in bits 6 through 0 clears the corresponding bit in the Interrupt Enable Register. For each zero in bits 6 through 0, the corresponding bit is unaffected.

Setting selected bits in the Interrupt Enable Register is accomplished by writing to the same address with bit 7 in the data word set to a logic 1. In this case, each 1 in bits 6 through 0 will set the corresponding bit. For each zero, the corresponding bit will be unaffected. This individual control of the setting and clearing operations allows very convenient control of the interrupts during system operation.

In addition to setting and clearing IER bits, the processor can read the contents of this register by placing the proper address on the register select and chip select inputs with the R/W line high. Bit 7 will be read as a logic 0.

I. Function Control

Control of the various functions and operating modes within the SY6522 is accomplished primarily through two registers, the Peripheral Control Register (PCR) and the Auxiliary Control Register (ACR). The PCR is used primarily to select the operating mode for the four peripheral control pins. The Auxiliary Control Register selects the operating mode for the interval timers (T1, T2), and the serial port (SR).

Peripheral Control Register

The Peripheral Control Register is organized as follows:

| Bit # | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|----------------|---|----------------|---|----------------|---|----------------|---|
| Function | CB2 Control | | CB1 Control | | CA2 Control | | CA1 Control | |

Each of these functions is discussed in detail below.

1. CA1 Control

Bit 0 of the Peripheral Control Register selects the active transition of the input signal applied to the CA1 interrupt input pin. If this bit is a logic 0, the CA1 interrupt flag will be set by a negative transition (high to low) of the signal on the CA1 pin. If PCR0 is a logic 1, the CA1 interrupt flag will be set by a positive transition (low to high) of this signal.

2. CA2 Control

The CA2 pin can be programmed to act as an interrupt input or as a peripheral control output. As an input, CA2 operates in two modes, differing primarily in the methods available for resetting the interrupt flag. Each of these two input modes can operate with either a positive or a negative active transition as described above for CA1.

In the output mode, the CA2 pin combines the operations performed on the CA2 and CB2 pins of the SY6522. This added flexibility allows processor to perform a normal "write" handshaking in a system which uses CB1 and CB2 for the serial operations described above. The CA2 operating modes are selected as follows:

| PCR3 | PCR2 | PCR1 | Mode |
|------|------|------|---|
| 0 | 0 | 0 | Input mode—Set CA2 interrupt flag (IFR0) on a negative transition of the input signal. Clear IFR0 on a read or write of the Peripheral A Output Register. |
| 0 | 0 | 1 | Independent interrupt input mode—Set IFRO on a negative transition of the CA2 input signal. Reading or writing ORA does not clear the CA2 Interrupt flag. |
| 0 | 1 | 0 | Input mode-Set CA2 interrupt flag on a positive transition of the CA2 input signal. Clear IFRO with a read or write of the Peripheral A Output Register. |
| 0 | 1 | 1 | Independent Interrupt input mode—Set IFRO on a positive transition of the CA2 input signal. Reading or writing ORA does not clear the CA2 interrupt flag. |
| 1 | 0 | 0 | Handshake output mode—Set CA2 output low on a read or write of the Peripheral A Output Register. Reset CA2 high with an active transition on CA1. |
| 1 | 0 | 1 | Pulse Output mode—CA2 goes low for one cycle following a read or write of the Peripheral A Output Register. |
| 1 | 1 | 0 | Manual output mode—The CA2 output is held low in this mode. |
| 1 | 1 | 1 | Manual output mode-The CA2 output is held high in this mode. |

In the independent input mode, writing or reading the ORA register has no effect on the CA2 interrupt flag. This flag must be cleared by writing a logic 1 into the appropriate IFR bit. This mode allows the processor to handle interrupts which are independent of any operations taking place on the peripheral I/O ports.

The handshake and pulse output modes have been described previously. Note that the timing of the output signal varies slightly depending on whether the operation is initiated by a read or a write.

3. CB1 Control

Control of the active transition of the CB1 input signal operates in exactly the same manner as that described above for CA1. If PCR4 is a logic 0 the CB1 interrupt flag (IFR4) will be set by a negative transition of the CB1 input signal and cleared by a read or write of the ORB register. If PCR4 is a logic 1, IFR4 will be set by a positive transition of CB1.

If the Shift Register function has been enabled, CB1 will act as an input or output for the shift register clock signals. In this mode the CB1 interrupt flag will still respond to the selected transition of the signal on the CB1 pin.

4. CB2 Control

With the serial port disabled, operation of the CB2 pin is a function of the three high order bits of the PCR. The CB2 modes are very similar to those decribed previously for CA2. These modes are selected as follows:

| PCR7 | PCR6 | PCR5 | Mode |
|------|------|------|---|
| 0 | 0 | 0 | Interrupt input mode—Set CB2 interrupt flag (IFR3) on a negative transition of the CB2 input signal. Clear IFR3 on a read or write of the Peripheral B Output Register. |
| 0 | 0 | 1 | Independent interrupt input mode—Set IFR3 on a negative transition of the CB2 input signal. Reading or writing ORB does not clear the interrupt flag. |
| 0 | 1 | 0 | Input mode—Set CB2 interrupt flag on a positive transition of the CB2 input signal. Clear the CB2 interrupt flag on a read or write of ORB. |
| 0 | 1 | 1 | Independent input mode—Set IFR3 on a positive transition of the CB2 input signal. Reading or writing ORB does not clear the CB2 interrupt flag. |
| 1 | 0 | 0 | Handshake output mode—Set CB2 low on a write ORB operation. Reset CB2 high with an active transition of the CB1 input signal. |
| 1 | 0 | 1 | Pulse output mode-Set CB2 low for one cycle following a write ORB operation. |
| 1 | 1 | 0 | Manual output mode.—The CB2 output is held low in this mode. |
| 1 | 1 | 1 | Manual output mode—The CB2 output is held high in this mode. |

AUXIALIARY CONTROL REGISTER

Many of the functions in the Auxiliary Control Register have been discussed previously. However, a summary of this register is presented here as a convenient reference for the SY6522 user. The Auxiliary Control Register is organized as follows:

| Bit # | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|-----|-------------|---------------|----|-----------------------|---|-----------------------|-----------------------|
| Function | 1 - | Γ1 ntrol | T2 Control | Sł | nift Regis Control | | PB Latch Enable | PA Latch Enable |

1. PA Latch Enable

The SY6522 provides input latching on both the PA and PB ports. In this mode, the data present on the peripheral A input pins will be latched within the chip when the CA1 interrupt flag is set. Reading the PA port will result in these latches being transferred into the processor. As long as the CA1 interrupt flag is set, the data on the peripheral pins can change without affecting the data in the latches. This input latching can be used with any of the CA2 input or output modes.

It is important to note that on the PA port, the processor always reads the data on the peripheral pins (as reflected in the latches). For output pins, the processor still reads the latches. This may or may not reflect the data currently in the ORA. Proper system operation requires careful planning on the part of the system designer if input latching is combined with output pins on the peripheral ports.

Input latching is enabled by setting bit 0 in the Auxiliary Control Register to a logic 1. As long as this bit is a 0, the latches will directly reflect the data on the pins.

2. PB Latch Enable

Input latching on the PB port is controlled in the same manner as that described for the PA port. However, with the peripheral B port the input latch will store either the voltage on the pin or the contents of the Output Register (ORB) depending on whether the pin is programmed to act as an input or an output. As with the PA port, the processor always reads the input latches.

3 Shift Register Control

The Shift Register operating mode is selected as follows:

| ACR4 | ACR3 | ACR2 | Mode |
|------|------|------|--|
| 0 | 0 | 0 | Shift Register Disabled. |
| 0 | 0 | 1 | Shift in under control of Timer 2. |
| 0 | 1 | 0 | Shift in under control of system clock. |
| 0 | 1 | 1 | Shift in under control of external clock pulses. |
| 1 | 0 | 0 | Free-running output at rate determined by Timer 2. |
| 1 | 0 | 1 | Shift out under control of Timer 2. |
| 1 | 1 | 0 | Shift out under control of the system clock. |
| 1 | 1 | 1 | Shift out under control of external clock pulses. |

4. T2 Control

Timer 2 operates in two modes. If ACR5 = 0, T2 acts as an interval timer in the one-shot mode. If ACR5 = 1, Timer 2 acts to count a predetermined number of pulses on pin PB6.

5. T1 Control

Timer 1 operates in the one-shot or free-running mode with the PB7 output control enabled or disabled. These modes are selected as follows:

| ACR7 | ACR6 | Mode |
|------|------|---|
| 0 | 0 | One-shot mode—Output to PB7 disabled |
| 0 | 1 | Free-running mode—Output to PB7 disabled. |
| 1 | 0 | One-shot mode—Output to PB7 enabled. |
| 1 | 1 | Free-running mode—Output to PB7 enabled. |

APPLICATION OF THE SY6522

The SY6522 represents a significant advance in general-purpose microprocessor I/O. Unfortunately, its many powerful features, coupled with a set of very flexible operating modes, cause this device to appear to be very complex at first glance. However, a detailed analysis will show that the VIA is organized to allow convenient control of these powerful features. This section seeks to assist the system designer in his understanding of the SY6522 by illustrating how the device can be used in microprocessor-based systems.

A. Control of the SY6522 Interrupts

Organization of the SY6522 interrupt flags into a single register greatly facilitates the servicing of interrupts from this device. Since there is only one \overline{IRQ} output for the seven possible sources of interrupt within the chip, the processor must examine these flags to determine the cause of an interrupt. This is best accomplished by first transferring the contents of the flag register into the accumulator. At this time it may be necessary to mask off these flags which have been disabled in the Interrupt Enable Register. This is particularly important for the edge detecting inputs where the flags may be set whether or not the interrupting function has been enabled. Masking off these flags can be accomplished by performing an AND operation between the IER and the accumulator or by performing an "AND IMMEDIATE". The second byte of this AND # instruction should specify those flags which correspond to interrupt functions which are to be serviced.

If the N flag is set after these operations, an active interrupt exists within the chips. This interrupt can be detected with a series of shift and branch instructions.

Clearing interrupt flags is accomplished very conveniently by writing a logic 1 directly into the appropriate bit of the Interrupt Flag Register. This can be combined with an interrupt enable or disable operation as follows:

LDA #@10010000 ; initialize accumulator
STA IFR ; clear interrupt flag
STA IER ; set interrupt enable flag

or:

LDA #@00001000 ; initialize accumulator STA IFR ; clear interrupt flag STA IER ; disable interrupt

Another very useful technique for clearing interrupt flags is to simply transfer the contents of the flag register back into this register as follows:

LDA IFR ; tran

; transfer IFR to accumulator

STA IFR

; clear flags corresponding to active interrupts

After completion of this operation the accumulator will still contain the interrupt flag information. Most important, writing into the flag register clears only those flags which are already set. This eliminates the possibility of inadvertently clearing a flag while it is being set.

B. Use of Timer 1

Timer 1 represents one of the most powerful features of the SY6522. The ability to generate very evenly spaced interrupts and the ability to control the voltage on PB7 makes this timer particularly valuable in various timing, data detection and waveform generation applications.

Time-of-Day Clock Applications

An important feature of many systems is the time-of-day clock. In microprocessor-based systems the time of day is usually maintained in memory and is updated in an interrupt service routine. A regular processor interrupt will then assure that this time of day will always be available when it is needed in the main program.

Generating very regular interrupts using previously available timers presented difficulties because of the need to re-load the timer for each interrupt. Unfortunately, the time between the interrupts will fluctuate due to variations in the interrupt response time. This problem is eliminated in the Timer 1 "free-running" mode. The accuracy of these "free-running" interrupts is only a function of the system clock and is not affected by interrupt response time.

Asynchronous Data Detection

The extraction of clock and data information from serial asynchronous ASCII signals or from any single channel data recording device relies on the ability to establish accurate strobes. As discussed previously, the period of these strobes can be seriously affected by the interrupt response time using conventional timers. However, T1 again allows generation of very accurate interrupts. The processor responds to these interrupts by strobing the input data. The ability to reload the T1 latches without affecting the count-down in progress is very useful in this application. This allows the strobe time to be doubled or halved during data detection. This sequence of operation is as follows:





Figure 17. DETECTING ASYNCHRONOUS DATA USING TIMER 1

Waveform Generation with Timer 1

In addition to generating processor interrupts, Timer 1 can be used to control the output voltage on peripheral pin PB7 (output mode). In this mode a single negative pulse can be generated on PB7 (one-shot mode) or, in the free-running mode, a continuous waveform can be generated. In this latter mode the voltage on PB7 will be inverted each time T1 times out.

A single solenoid can be triggered very conveniently in the one-shot mode if the PB7 signal is used to control the solenoid directly. With this configuration the solenoid can be triggered by simply writing to T1C-H.


Generating very complex waveforms can be a simple problem if T1 is used to control PB7 in the free-running mode. During any count-down process the latches can be loaded to determine the length of the next count-down period. Figure 18 shows this timing sequence for generating ASCII serial data.



- 1. Load T into T1 counter and latch. Load T into T2 to trigger T1 latch reload.
- 2. Load 2T into T1 latch during this bit time. Load 2T into T2, as before.
- Load T into T1 latch anytime during this period. Load NT into T2. N = number of 1's or 0's which follow.
- A series of 1's and 0's will be generated until the T1 latch is again changed. Note that the
 use of T2 to control reloading the T1 latch eliminates the need to interrupt on each transition.

An application where this mode of operation is also very powerful is in the generation of bi-phase encoded data for tape or disk storage. This encoding technique and the sequence of operations which would take place are illustrated in Figure 19.


These applications represent only a tiny portion of the potential T1 applications. Some other possibilities are pulse width modulation waveforms, sound generation for video games, A/D techniques requiring very accurate pulse widths, and waveform synthesis in electronic games.



- 1. Load T1 counter and latch.
- 2. Shift T1 latch one bit to the right during this period.
- 3. Shift T1 latch left during this period.
- 4. Shift T1 latch right during this period.

Note that T1 must be accessed only when the output data changes. A string of 1's or 0's can be generated without processor intervention.

Figure 22. EXPANDING SYSTEM I/O USING SHIFT REGISTER




Clock Generation Using the Shift Register


In all output modes the data shifted out of bit 7 will also be shifted into bit 0. For this reason the Shift Register need not be re-loaded if the same data is to be shifted out each time. A Shift Register read operation can be used to trigger the shifting operation.

This capability is very useful for generating peripheral clocks in the continuous output mode. This mode allows an 8-bit pattern to be shifted out continuously. This is illustrated in Figure 23. Note that in this mode the shifting operation is controlled by Timer 2. A single bit time can therefore be up to 256 clock cycles in length.

Figure 23. CLOCK GENERATION USING SR FREE-RUNNING MODE




1. Shift Register loaded with 1110 00002 initially. 2. T determined by Timer 2.



Using the SY6522 Shift Register


The Shift Register in the SY6522 is designed primarily as a synchronous serial communications port for distributed systems. These systems can be either single-processor with distributed peripheral controllers or distributed processor systems. The most important characteristic of the Shift Register in these applications is its ability to transfer information at relatively slow data rates to allow the use of R-C noise suppression techniques. This transfer can be accomplished while the processor is servicing other aspects of the system. An example of a simple 2-processor distributed system is shown in Figure 20. Use of the SY6522 Shift Register allows effective communication between the two systems without the use of relatively complex asynchronous communications techniques.

Figure 20. USING SHIFT REGISTER FOR INTER-SYSTEM COMMUNICATION



In a system with distributed peripherals, the Shift Register can be used to transfer data to the peripheral interface devices. This is illustrated in Figure 21 for a system with a number of distributed status displays. These displays are serviced by stand-alone controllers which actuate the lamps in the status displays with simple drivers. The data and clock lines are wired in parallel to each unit. In addition, a single SY6522 peripheral port allows selection of the display to be loaded. These select lines can be eliminated if all displays are to contain the same information. With the system shown, the status display can be updated at any time by simply selecting the desired display and then writing to the Shift Register.

Figure 21. USING THE SHIFT REGISTER FOR SERVICING REMOTE STATUS DISPLAYS



Remote input devices can be serviced in much the same manner by shifting data into the Shift Register under control of a peripheral port output as shown in Figure 21. Each set of input switches can be polled by first selecting the set to be polled and then triggering the shifting operation with a Shift Register read operation. A shift register interrupt can be used to cause the processor to read the resulting input information after shifting is complete.

The techniques described above can be utilized to expand I/O capability in a microprocessor based system. In a system with many status lamps or many input switches, simple TTL shift registers will provide the necessary I/O in a very cost effective manner. This is illustrated in Figure 22.

APPENDIX K SY6532 DATA SHEET

Synertek


5

3050 Coronado Drive, Santa Clara, CA. 95051 (408) 984-8900 TWX 910-338-0135 SY6532

SY6532 (RAM, I/O, TIMER ARRAY)

The SY6532 is designed to operate in conjuction with the SY6500 Microprocessor Family. It is comprised of a 128 x 8 static RAM, two software controlled 8 bit bi-directional data ports allowing direct interfacing between the microprocessor unit and peripheral devices, a software programmable interval timer with interrupt capable of timing in various intervals from 1 to 262,144 clock periods, and a programmable edge-detect interrupt circuit.

- 8 bit bi-directional Data Bus for direct communication with the microprocessor
- Programmable edge-sensitive interrupt
- 128 x 8 static RAM
- Two 8 bit bi-directional data ports for interface to peripherals
- Two programmable I/O Peripheral Data Direction Registers
- Programmable Interval Timer
- Programmable Interval Timer Interrupt
- TTL & CMOS compatible peripheral lines
- Peripheral pins with Direct Transistor Drive Capability
- High Impedance Three-State Data Pins



MAXIMUM RATINGS


| RATING | SYMBOL | VOLTAGE | UNIT |
|-----------------------------|-----------------|-------------|------|
| Supply Voltage | Vcc | 3 to +7.0 | V |
| Input/Output Voltage | V _{IN} | 3 to +7.0 | v |
| Operating Temperature Range | ТОР | 0 to 70 | °C |
| Storage Temperature Range | TSTG | -55 to +150 | °C |

ELECTRICAL CHARATERISTICS ($V_{CC} = 5.0V \pm 5\%$, $V_{SS} = 0V$, $T_A = 25^{\circ}$ C)


| CHARACTERISTIC | SYMBOL | MIN. | TYP. | MAX. | UNIT |
|--|------------------|-----------------------|---------------|----------------------|------------|
| Input High Voltage | VIH | V _{SS} + 2.4 | | V _{CC} | v |
| Input Low Voltage | VIL | V _{SS} 3 | | V _{SS} + .4 | V |
| Input Leakage Current; $V_{IN} = V_{SS} + 5V$ $A\emptyset$ - $A\delta$, \overline{RS} , R/W , \overline{RES} , \emptyset 2, $CS1$, $\overline{CS2}$ | I _{IN} | | 1.0 | 2.5 | μΑ |
| Input Leakage Current for High Impedance State (Three State); V _{IN} = .4V to 2.4V; DØ-D7 | ITSI | | ±1.0 | ±10.0 | μΑ |
| Input High Current; V _{IN} = 2.4V PAØ-PA7, PBØ-PB7 | IIH | -100. | - 300. | | μΑ |
| Input Low Current; V _{IN} = .4V PAØ-PA7, PBØ-PB7 | IIL | | -1.0 | −Ì.6 | MA |
| Output High Voltage | VOH | | | | V |
| $V_{CC} = MIN, I_{LOAD} \le -100\mu A (PAØ-PA7, PBØ-PB7, DØ-D7)$ | | V _{SS} + 2.4 | | | |
| ILOAD ≤ 3 MA (PBØ-PB7) Output Low Voltage | | V _{SS} + 1.5 | | | |
| $V_{CC} = MIN, I_{LOAD} \le 1.6MA$ | VOL | | | V _{SS} + .4 | v |
| Output High Current (Sourcing); | IOH | | | | |
| $V_{OH} \ge 2.4V$ (PAØ-PA7, PBØ-PB7, DØ-D7) | | -100 | -1000 | | μΑ |
| ≥ 1.5V Available for direct transistor drive (PBØ-PB7) | <u> </u> | 3.0 | 5.0 | | MA |
| Output Low Current (Sinking); VOL ≤ .4V | IOL | 1.6 | | | MA |
| Clock Input Capacitance | C _{Clk} | | | 30 | pf |
| Input Capacitance | CIN | | | 10 | pf |
| Output Capacitance | COUT | | | 10 | pf |
| Power Dissipation | I _{CC} | | 100 | 125 | m A |

All inputs contain protection circuitry to prevent damage due to high static charges. Care should be exercised to prevent unnecessary application of voltage outside the specification range.

WRITE TIMING CHARACTERISTICS



READ TIMING CHARACTERISTICS



WRITE TIMING CHARACTERISTICS

| CHARACTERISTIC | SYMBOL | MIN. | TYP. | MAX. | UNIT |
|--|--------|------|------|---------------------------------------|------|
| Clock Period | TCYC | 1 | | · · · · · · · · · · · · · · · · · · · | μS |
| Rise & Fall Times | TR, TF | | | 25 | NS |
| Clock Pulse Width | TC | 470 | | | NS |
| R/W valid before positive transition of clock | TWCW | 180 | | | NS |
| Address valid before positive transition of clock | TACW | 180 | | | NS |
| Data Bus valid before negative transition of clock | TDCW | 300 | | | NS |
| Data Bus Hold Time | THW | 10 | | | NS |
| Peripheral data valid after negative transition of clock | TCPW | | | 1 | μS |
| Peripheral data valid after negative transition of clock driving CMOS (Level = V_{CC} = 30%) | TCMOS | | | 2 | μS |

READ TIMING CHARACTERISTICS

| CHARACTERISTIC | SYMBOL | MIN. | TYP. | MAX. | UNIT |
|--|--------|------|------|------|------|
| R/W valid after positive transition of clock | TWCR | 180 | | i | NS |
| Address valid before positive transition of clock | TACR | 180 | | | NS |
| Peripheral data valid before positive transition of clock | TPCR | 300 | | | _ NS |
| Data Bus valid after positive transition of clock | TCDR | | | 395 | NS |
| Data Bus Hold Time | THR | 10 | | | NS |
| IRQ (Interval Timer Interrupt) valid before positive transition of clock | TIC | 200 | | | NS |

Loading = 30 pf + 1 TTL load for PAØ-PA7, PBØ-PB7

INTERFACE SIGNAL DESCRIPTION

Reset (RES)

During system initialization a Logic "0" on the \overline{RES} input will cause a zeroing of all four I/O registers. This in turn will cause all I/O buses to act as inputs thus protecting external components from possible damage and erroneous data while the system is being configured under software control. The Data Bus Buffers are put into an OFF-STATE during Reset. Interrupt capability is disabled with the \overline{RES} signal. The \overline{RES} signal must be held low for at least one clock period when reset is required.

Input Clock

The input clock is a system Phase Two clock which can be either a low level clock ($V_{IL} < 0.4$, $V_{IH} > 2.4$) or high level clock ($V_{IL} < 0.2$, $V_{IH} = V_{CC} = \frac{+.3}{2}$).

Read/Write (R/W)

The R/W signal is supplied by the microprocessor array and is used to control the transfer of data to and from the microprocessor array and the SY6532. A high on the R/W pin allows the processor to read (with proper addressing) the data supplied by the SY6532. A low on the R/W pin allows a write (with proper addressing) to the SY6532.

Interrupt Request (IRQ)

The \overline{IRQ} pin is an interrupt pin from the interrupt control logic. It will be normally high with a low indicating an interrupt from the SY6532. \overline{IRQ} is an open-drain output, permitting several units to be wire-or'ed to the common \overline{IRQ} microprocessor input pin. The \overline{IRQ} pin may be activated by a transition on PA7 or timeout of the interval timer.

Data Bus (D0-D7)

The SY6532 has eight bi-directional data pins (D0-D7). These pins connect to the system's data lines and allow transfer of data to and from the microprocessor array. The output buffers remain in the off state except when a Read operation occurs.

⁼ $130 \text{ pf} + 1 \text{ TTL load for } D\emptyset-D7$

Peripheral Data Ports

The SY6532 has 16 pins available for peripheral I/O operations. Each pin is individually programmable to act as either an input or an output. The 16 pins are divided into two 8-bit ports, PAO-PA7 and PBO-PB7. PA7 may also function as an interrupt input pin. This feature is described in another section. The pins are set up as an input by writing a "O" into the corresponding bit of the data direction register. A "1" into the data direction register will cause its corresponding bit to be an output. When in the input mode, the peripheral output buffers are in the "1" state and a pull-up device acts as less than one TTL load to the peripheral data lines. On a Read operation, the microprocessor unit reads the peripheral pin. When the peripheral device gets information from the SY6532 it receives data stored in the data register. The microprocessor will read correct information if the peripheral lines are greater than 2.4 volts for a "1" and less than 0.4 volts for a "0" as the peripheral pins are all TTL compatible. Pins PBO-PB7 are also capable of sourcing 3 ma at 1.5 v thus making them capable of direct transistor drive.

Address Lines (A0-A6)

There are 7 address pins. In addition to these, there is the \overline{RS} pin. The above pins, A0-A6 and \overline{RS} , are always used as addressing pins. There are 2 additional pins which are used as CHIR SELECTS. They are pins CS1 and $\overline{CS2}$.

INTERNAL ORGANIZATION

A block diagram of the internal architecture is shown in Figure 1. The SY6532 is divided into four basic sections: RAM, I/O, Timer, and Interrupt Control. The RAM interfaces directly with the microprocessor through the system data bus and address lines. The I/O section consists of two 8-bit halves. Each half contains a Data Direction Register (DDR) and an I/O register.

RAM 128 Bytes (1024 Bits)

A 128 x 8 static RAM is contained on the SY6532. It is addressed by A0-A6 (Byte Select), RS, CS1, and CS2.

Internal Peripheral Registers

There are four 8-bit internal registers: two data direction registers and two output registers. The two data direction registers (A side and B side) control the direction of data into and out of the peripheral I/O pins. A logic zero in a bit of the data direction register (DDRA and DDRB) causes the corresponding pin of the I/O port to act as an input. A logic one causes the corresponding pin to act as an output. The voltage on any pin programmed as an output is determined by the corresponding bit in the output register (ORA and ORB).

Data is read directly from the PA pins during a peripheral read operation. Thus, for a PA pin programmed as an output, the data transferred into the processor will be the same as the data in the ORA only if the voltage on the pin is allowed to $be \ge 2.4$ volts for a logic one and ≤ 0.4 volts for a zero. If the loading on the pin does not allow this, then the data resulting from the read operation may not match the contents of ORA.

The output buffers for the PB pins are somewhat different from the PA buffers. The PB buffers are push-pull devices which are capable of sourcing 3ma at 1.5 volts. This allows for these pins to directly drive transistor circuits. To assure that the processor will read the proper data when performing a peripheral read operation, logic is provided in the peripheral B port to permit the processor to read the contents of ORB, instead of the PB pins as is the case for the PA port.

Interval Timer

The timer section of the SY6532 contains three basic parts: preliminary divide down register, programmable 8-bit register and interrupt logic. These are illustrated in Figure 2.

The interval timer can be programmed to count up to 256 time intervals. Each time interval can be either 1T, 8T, 64T or 1024T increments, where T is the system clock period. When a full count is reached, and interrupt flag is set to a logic "1." After the interrupt flag is set the internal clock begins counting down to a maximum of -255T. Thus, after the interrupt flag is set, a Read of the timer will tell how long since the flag was set up to a maximum of 255T.


The 8-bit system Data Bus is used to transfer data to and from the Interval Timer. If a count of 52 time intervals were to be counted, the pattern 0 0 1 1 0 1 0 0 would be put on the Data Bus and written into the Interval Time register.

At the same time that data is being written to the Interval Timer, the counting intervals of 1, 8, 64, 1024T are decoded from address lines A0 and A1. During a Read or Write operation address line A3 controls the interrupt capability of \overline{IRQ} , i.e., $A_3 = 1$ enables \overline{IRQ} , $A_3 = 0$ disables \overline{IRQ} . In either case, when timeout occurs, bit 7 of the Interrupt Flag Register is set. This flag is cleared when the Timer register is either read from or written to by the processor. If \overline{IRQ} is enabled by A3 and an interrupt occurs \overline{IRQ} will go low. When the timer is read prior to the interrupt flag being set, the number of time intervals remaining will be read, i.e., 51, 50, 49, etc.

When the timer has counted down to 0 0 0 0 0 0 0 0 0 0 on the next count time an interrupt will occur and the counter will read 1 1 1 1 1 1 1 1 1. After interrupt, the timer register decrements at a divide by "1" rate of the system clock. If after interrupt, the timer is read and a value of 1 1 1 0 0 1 0 0 is read, the time since interrupt is 28T. The value read is in two's complement.

Value read = 1 1 1 0 0 1 0 0 Complement = 0 0 0 1 1 0 1 1 Add 1 = 0 0 0 1 1 1 0 0 = 28.

Figure 2. BASIC ELEMENTS OF INTERVAL TIMER




Thus, to arrive at the total elapsed time, merely do a two's complement add to the original time written into the timer. Again, assume time written as 0.0110100 (=52). With a divide by 8, total time to interrupt is $(52 \times 8) + 1 = 417T$. Total elapsed time would be 416T + 28T = 444T, assuming the value read after interrupt was 1.1100100.

After interrupt, whenever the timer is written or read the interrupt is reset. However, the reading of the timer at the same time the interrupt occurs will not reset the interrupt flag.

Figure 3 illustrates an example of interrupt.

Figure 3. TIMER INTERRUPT TIMING



- 1. Data written into interval timers is 0.011010100 = 5210
- 2. Data in Interval timer is 0 0 0 1 1 0 0 1 = 25_{10} $52 - \frac{213}{8} - 1 = 52 - 26 - 1 = 25$

3. Data in Interval timer is
$$0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0$$

$$52 - \frac{415}{8} - 1 = 52 - 51 - 1 = 0$$


- Interrupt has occurred at \$\phi\$2 pulse #416
 Data in Interval timer = 1 1 1 1 1 1 1 1
- 5. Data in Interval timer is 1 0 1 0 1 1 0 0 two's complement is 0 1 0 1 0 1 0 0 = 84₁₀ 84 + (52 x 8) = 500₁₀

When reading the timer after an interrupt, A3 should be low so as to disable the IRQ pin. This is done so as to avoid future interrupts until after another Write operation.

Interrupt Flag Register

The Interrupt Flag Register consists of two bits: the timer interrupt flag and the PA7 interrupt flag. When a read operation is performed on the Interrupt Flag Register, the bits are transferred to the processor on the data bus, as the diagram below, indicates.

Figure 4. INTERRUPT FLAG REGISTER



The PA7 flag is cleared when the Interrupt Flag Register is read. The timer flag is cleared when the timer register is either written or read.

ADDRESSING

Addressing of the SY6532 is accomplished by the 7 addressing pins, the \overline{RS} pin and the two chip select pins CS1 and $\overline{CS2}$. To address the RAM, CS1 must be high with $\overline{CS2}$ and \overline{RS} low. To address the I/O and Interval timer CS1 and \overline{RS} must be high with $\overline{CS2}$ low. As can be seen to access the chip CS1 is high and $\overline{CS2}$ is low. To distinguish between RAM or I/O Timer the \overline{RS} pin is used. When this pin is low the RAM is addressed, when high the I/O Interval timer section is addressed. To distinguish between timer and I/O address line A2 is utilized. When A2 is high the interval timer is accessed. When A2 is low the I/O section is addressed. Table 1 illustrates the chip addressing.

Edge Sense Interrupt

In addition to its use as a peripheral I/O line, the PA7 pin can function as an edge sensitive input. In this mode, an active transition on PA7 will set the internal interrupt flag (bit 6 of the Interrupt Flag Register). When this occurs, and providing the PA7 interrupt is enabled, the \overline{IRO} output will go low.

Control of the PA7 edge detecting logic is accomplished by performing a write operation to one of four addresses. The data lines for this operation are "don't care" and the addresses to be used are found in Figure 4.

The setting of the internal interrupt flag by an active transition on PA7 is always enabled, no matter whether PA7 is set up as an input or an output.

The RES signal disables the PA7 interrupt and sets the active transition to the negative edge-detect state. During the reset operation, the interrupt flag may be set by a negative transition. It may, therefore, be necessary to clear the flag before its normal use as an edge detecting input is enabled. This can be achieved by reading the Interrupt Flag Register, as defined by Figure 4 immediately after reset.

I/O Register - Timer Addressing

Table 1 illustrates the address decoding for the internal elements and timer programming. Address line A2 distinquishes I/O registers from the timer. When A2 is low and $\overline{\text{KS}}$ is high, the I/O registers are addressed. Once the I/O registers are addressed, address lines A1 and A0 decode the desired register.

When the timer is selected A1 and A0 decode the "divide-by" matrix. This decoding is defined in Table 1. In addition, Address A3 is used to enable the interrupt flag to \overline{IRQ} .


Table 1 ADDRESSING DECODE

| OPERATION | RS | R/W | A4 | A3 | A2 | A1 | A0 |
|---------------------------|----|-----|----|-----|----|-----|-----|
| Write RAM | 0 | 0 | _ | _ | _ | _ | |
| Read RAM | 0 | 1 | _ | - | - | | ' |
| Write DDRA | 1 | 0 | - | _ | 0 | 0 | 1 |
| Read DDRA | 1 | 1 | _ | _ | 0 | 0 | 1 |
| Write DDRB | 1 | 0 | _ | _ | 0 | 1 | 1 |
| Read DDRB | 1 | 1 | _ | _ | 0 | 1 | 1 |
| Write Output Reg A | 1 | 0 | _ | _ | 0 | 0 | 0 |
| Read Output Reg A | 1 | 1 | _ | _ | 0 | 0 | 0 |
| Write Output Reg B | 1 | 0 | _ | _ | 0 | 1 | 0 |
| Read Output Reg B | 1 | 1 | _ | _ | 0 | 1 | 0 |
| Write Timer | | | | İ | | | |
| ÷ 1T | 1 | 0 | 1 | (a) | 1 | 0 | 0 |
| ÷8T | 1 | 0 | 1 | (a) | 1 | 0 | 1 |
| ÷ 64T | 1 | 0 | 1 | (a) | 1 | 1 | 0 |
| ÷ 1024T | 1 | 0 | 1 | (a) | -1 | 1 | 1 |
| Read Timer | 1 | 1 | _ | (a) | 1 | _ | 0 |
| Read Interrupt Flag | 1 | 1 | _ | _ | 1 | _ | 1 |
| Write Edge Detect Control | 1 | 0 | 0 | _ | 1 | (b) | (c) |

NOTES:

- = Don't Care, "1" = High level (≥2.4V), "0" = Low level (≤0.4V)
- (a) A3 = 0 to disable interrupt from timer to \overline{IRQ}
- (c) A0 = 0 for negative edge-detect A3 = 1 to enable interrupt from timer to \overline{IRQ} A0 = 1 for positive edge-detect
- (b) A1 = 0 to disable interrupt from PA7 to \overline{IRQ}
 - A1 = 1 to enable interrupt from PA7 to \overline{IRO}

PIN DESIGNATION



APPENDIX L SY2114 RAM DATA SHEET

1024x4 Static Random Access Memory Synertek®

SY2114

MEMORY PRODUCTS

- 300 ns Maximum Access
- Low Operating Power Dissipation 0.1 mW/Bit
- No Clocks or Strobes Required
- Identical Cycle and Access Times
- Single +5V Supply

- Totally TTL Compatible:
 All Inputs, Outputs, and Power Supply
- Common Data I/O
- 400 my Noise Immunity
- High Density 18 Pin Package

The SY2114 is a 4096-Bit static Random Access Memory organized 1024 words by 4-bits and is fabricated using Synertek's N-channel Silicon-Gate MOS technology. It is designed using fully DC stable (static) circuitry in both the memory array and the decoding and therefore requires no clock or refreshing to operate. Address setup times are not required and the data is read out nondestructively with the same polarity as the input data. Common Input/Output pins are provided to simplify design of the bus oriented systems, and can drive 2 TTL loads.

The SY2114 is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives. It is totally TTL compatible in all respects: inputs, outputs, and the single +5V supply. A separate Chip Select (CS) input allows easy selection of an individual device when outputs are or-tied.

The SY2114 is packaged in an 18-pin DIP for the highest possible density and is fabricated with N-channel, Ion Implanted, Silicon-Gate technology — a technology providing excellent performance characteristics as well as protection against contamination allowing the use of low cost packaging techniques.


PIN CONFIGURATION



ORDERING INFORMATION

| Order Number | Package Type | Access Time | Supply Current (Max) | Temperature Range |
|-----------------|-----------------|----------------|----------------------------|----------------------|
| SYC2114 | Ceramic | 450nsec | 100mamp | 0°C to 70°C |
| SYP2114 | Molded | 450nsec | 100mamp | 0°C to 70°C |
| SYC2114-3 | Ceramic | 300nsec | 100mamp | 0°C to 70°C |
| SYP2114-3 | Molded | 300nsec | 100mamp | 0°C to 70°C |
| SYC2114L | Ceramic | 450nsec | 70mamp | 0°C to 70°C |
| SYP2114L | Molded | 450nsec | 70mamp | 0°C to 70°C |
| SYC2114L-3 | Ceramic | 300nsec | 70mamp | 0°C to 70°C |
| SYP2114L-3 | Molded | 300nsec | 70mamp | 0°C to 70°C |

BLOCK DIAGRAM





ABSOLUTE MAXIMUM RATINGS

Temperature Under Bias Storage Temperature -10°C to 80°C -65°C to 150°C

Voltage on Any Pin with

Respect to Ground
Power Dissipation

~0.5V to +7V 1.0W

COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

D.C. CHARACTERISTICS TA = 0°C to +70°C, VCC = 5V ±5% (Unless Otherwise Specified)

| | | 2114-3 | 3, 2114 | 2114L, | 2114L-3 | | |
|-----------------|--|--------|---------|--------|---------|------|--|
| Symbol | Parameter | Min | Max | Min | Max | Unit | Conditions |
| [†] LI | Input Load Current (All input pins) | | 10 | | 10 | μА | V _{IN} = 0 to 5.25V |
| lLO | I/O Leakage Current | | 10 | | 10 | μА | $\overline{CS} = 2.0V$, $V_{1/O} = 0.4V$ to V_{CC} |
| ICC1 | Power Supply Current | | 95 | | 65 | mΑ | $V_{CC} = 5.25V$, $I_{I/O} = 0$ mA, $T_A = 25^{\circ}C$ |
| ICC2 | Power Supply Current | | 100 | | 70 | mΑ | $V_{CC} = 5.25V, I_{I/O} = 0 \text{ mA}, $ $T_A = 0^{\circ}C$ |
| VIL | Input Low Voltage | -0.5 | 0.8 | -0.5 | 0.8 | V | |
| VIH | Input High Voltage | 2.0 | Vcc | 2.0 | Vcc | V | |
| VOL | Output Low Voltage | | 0.4 | | 0.4 | V | IOL = 3.2 mA |
| VOH | Output High Voltage | 2.4 | Vcc | 2.4 | Vcc | ٧ | IOH = -1.0 mA |

CAPACITANCE TA = 25°C, f = 1.0 MHz

| Symbol | Test | Тур | Max | Units |
|--------|--------------------------|-----|-----|-------|
| CI/O | Input/Output Capacitance | | 5 | pF |
| CIN | Input Capacitance | | 5 | pF |

NOTE: This parameter is periodically sampled and not 100% tested.

A.C. CHARACTERISTICS TA = 0°C to 70°C, VCC = 5V ±5% (Unless Otherwise Specified)

| | | 2114-3 | ,2114L-3 | 2114, | 2114L | |
|-----------------|---------------------------------|--------|----------|-------|-------|------|
| SYMBOL | PARAMETER | MIN | MAX | MIN | MAX | UNIT |
| READ CYCLE | | | | | | |
| tRC | Read Cycle Time | 300 | | 450 | | nsec |
| tA | Access Time | | 300 | | 450 | nsec |
| tco | Chip Select to Output Valid | | 100 | İ | 120 | nsec |
| tCX | Chip Select to Output Enabled | 20 | | 20 | | nsec |
| tOTD | Chip Deselect to Output Off | 0 | 80 | 0 | 100 | nsec |
| tOHA | Output Hold From Address Change | 50 | | 50 | | nsec |
| WRITECYCLE | | İ | ĺ | Ì | | |
| tWC | Write Cycle Time | 300 | | 450 | | nsec |
| tAW | Address to Write Setup Time | 0 | | 0 | | nsec |
| tw | Write Pulse Width | 150 | | 200 | | nsec |
| twr | Write Release Time | 0 | | 0 | | nsec |
| tOTW | Write to Output Off | 0 | 80 | 0 | 100 | nsec |
| tDW | Data to Write Overlap | 150 | | 200 | | nsec |
| ^t DH | Data Hold | 0 | | 0 | | nsec |


A.C. Test Conditions

| Input Pulse Levels |
|----------------------------------|
| Input Rise and Fall Time |
| Timing Measurement Levels: Input |
| Output |
| Output Load |




TIMING DIAGRAMS

Read Cycle (1)



Write Cycle



NOTES:

- (1) WE is high for a Read Cycle
- (1) tw is measured from the latter of $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going low to the earlier of $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high.

DATA STORAGE

When \overline{WE} is high, the data input buffers are inhibited to prevent erroneous data from being written into the array. As long as \overline{WE} remains high, the data stored cannot be affected by the Address, Chip Select, or Data I/O logic levels or timing transitions.


Data storage also cannot be affected by \overline{WE} , Addresses, or the I/O ports as long as \overline{CS} is high. Either \overline{CS} or \overline{WE} or both can prevent extraneous writing due to signal transitions.

Data within the array can only be changed during Write time — defined as the overlap of \overline{CS} low and

 $\overline{\rm WE}$ low. The addresses must be properly established during the entire Write time plus $\rm t_{WR}$

Internal delays are such that address decoding propagates ahead of data inputs and therefore no address setup time is required. If the Write time precedes the addresses, the data in previously addressed locations, or some other location, may be changed. Addresses must remain stable for the entire Write cycle but the Data Inputs may change. The data which is stable for tDW at the end of the Write time will be written into the addressed location.





```
.....PAGE 0001
```

SUPERMON Monitor Listing

```
LINE # LOC
             CODE
                        LINE
0002 0000
0000 0000
                        9 * * * * * *
0004 0000
                        #***** COPYRIGHT 1978 SYNERTEK SYSTEMS CORPORATION
0005 0000
                        6 *****
0000 0000
                                              SYS RAM (ECHOED AT TOP OF MEM)
                               *=$A600
                       SCFBUF *=*+$20
0007 A600
                                              #SCOPE BUFFER LAST 32 CHRS
0008 A620
                       RAM ≕¥
                                             *DEFAULT BLK FILLS STARTING HERE
0009 A620
                       JTABLE *=*+$10
                                             # 8JUMPS - ABS ADDR, LO HI ORDER
0010 A630
                       SCRO
                             *:::*+1
                                             FRAM SCRATCH LOCS OFF
0011 A631
                       SCR1
                              *≔*+1
0012 A632
0013 A633
                             *₩*+1
                       SCR2
                       SCR3
                              *****+1
0014 A634
                       SCR4 *=*+1
0015 A635
                       SCR5 *=*+1
0016 A636
                       SCR6 *=*+1
                             *≔*+1
0017 A637
                       SCR7
0018 A638
                       SCR8 *=*+1
0019 A639
                       SCR9
                             *:::**+1
0020 A63A
                              ****+1
                       SCRA
0021 A63B
0022 A63C
                       SCRB
                              *::*+1
                       SCRC
                              *=*+1
0023 A63D
                       SCRD *=*+1
0024 A63E
                       RC
                             =SCRD
0025 A63E
                             ****
                       SCRE
0026 A63F
                       SCRF
                              *=: *+1
QQ27 A640
                       DISBUF *=*+5
                                              DISPLAY BUFFER
                              *=*+1
0028 A645
                       RDIG
                                             FRIGHT MOST DIGIT OF DISPLAY
0029 A646
                              *==*+3
                                             FNOT USED
0030 A649
                       PARNR *=*+1
                                              #NUMBER OF PARMS RECEIVED
0031 A64A
0032 A64A
                       # 3 16 BIT PARMS, LO HI ORDER
0033 A64A
                       # PASSED TO EXECUTE BLOCKS
0034 A64A
0035 A64A
                       P3L
                              *****1
0036 A64B
                       P3H
                              *≔*+1
0037 A64C
                             * ::: * + 1
                       F2L
0038 A64D
                       P2H
0039 A64E
                       F1L.
                             *≔*+1
0040 A64F
                       P1H
                            *≔*+1
    A650
                       PADBIT *=*+1
0041
                                              #PAD BITS FOR CARRIAGE RETURN
0042 A651
                       SDBYT *=*+1
ERCNT *=*+1
                                              #SPEED BYTE FOR TERMINAL I/O
0043 A652
                                              # ERROR COUNT (MAX $FF)
0044 A653
                       → BIT 7 = ECHO /NO ECHO→ BIT 6 = CTL O TOGGLE SW
0045 A653
                       TECHO *=*+1
                                              FTERMINAL ECHO FLAG
0046 A654
                       # BIT7 =CRT IN, 6 =TTY IN, 5 = TTY OUT, 4 = CRT OUT
0047 A654
                       TOUTEL *=*+1
                                              #OUTPUT FLAGS
0048 A655
                       KSHFL *=*+1
                                              #KEYBOARD SHIFT FLAG
0049 A656
                              * := * + 1.
                                              FIRACE VELOCITY (0=SINGLE STEP)
                       TV
0050 A657
                       LSTCOM *=*+1
                                             STORE LAST MONITOR COMMAND
0051 A658
                       MAXRC *=*+1
                                              #MAX REC LENGTH FOR MEM DUMP
0052 A659
0053 A659
                       # USER REG'S FOLLOW
0054 A659
0055 A659
                       PCLR
                              ****+1
                                              #PROG CTR
0056
    A65A
                       PCHR
                              *:::*+1
```

```
LINE # LOC
            CODE
                       LINE
                                            #STACK
                            *≔*+1.
0057 A65B
                      SR
                                            #FLAGS
                      FR
                             *:::*+1
0058 A650
                                            ) AREG
                      AR
                             * ::: * + 1
0059 A65D
                      XR
                             *=*+1

→ XREG
0060 A65E
                                            PYREG
                      YR
                             * ::: * + 1
0061 A65F
0062 A660
0063 A660
                      → TZO VECTORS FOLLOW
0064 A660
0065 A660
                      INVEC *=*+3
                                            #IN CHAR
                      OUTVEC *=*+3
INSVEC *=*+3
                                            #OUT CHAR
0066 A663
                                            #IN STATUS
0067 A666
                             *=*+3
                                           #NOT USED
Q068 A669
                                            JUNRECOGNIZED CMD/ERROR VECTOR
                      URCVEC *=*+3
0069 A66C
                                            →SCAN ON-BOARD DISPLAY
                      SCNVEC *=*±3
0070 A66F
0071 A672
                      ; TRACE, INTERRUPT VECTORS
0072 A672
0073 A672
                                            # EXEC CMD ALTERNATE INVEC
                      EXEVEC *=*+2
QQ74 A672
                                           # TRACE
                      TROVEC *=*+2
0075 A674
                                            JUSER BRK AFTER MONITOR
                      UBRKVC *=*+2
Q076 A676
                      UBRKV =UBRKVC
0077 A678
                                            JUSER NON-BRK IRQ AFTER MONITOR
0078 A678
                      UIRQVC *=*+2
                      UIRQV =UIRQVC
0079
     A67A
                      NMIVEC *=*+2
                                            # NM I
0080 A67A
                                            FRESET
                      RSTVEC *=*+2
0081 A67C
                       IRQVEC *≔*±2
                                            #IRO
0082 A67E
0083 A680
0084 A680
                      ĝ
                                           ;I/O REG DEFINITIONS
0085 A680
                                            *KEYBOARD/DISPLAY
                      PADA =$A400
086 A680
                                            *DATA DIRECTION FOR SAME
    A680
                      PBDA =$A402
0087
                    OR3A=$AC01
                                            ;WP, DBON, DBOFF
088A 8800
                                            *DATA DIRECTION FOR SAME
                      DDR3A=OR3A+2
0089 A680
                       OR18=$A000
0090 A680
0091 A680
                      DDR18=$A002
                     PCR1 =$AOOC
                                            PORZTAPE REMOTE
0092 A680
    A680
0093
                       * MONITOR MAINLINE
0094 A680
0095 A680
                              *=$8000
0096 A680
                                             ; INIT S, CLD, GET ACCESS
                       MONITE JMP MONENT
0097 8000 4C 7C 8B
                                            #GET COMMAND + PARMS (0-3)
0098 8003 20 FF 80
                       WARM JSR GETCOM
                                            DISPATCH CMD, PARMS TO EXEC BLKS
                             JSR DISPAT
          20 4A 81
0099 8006
                                            *DISP ER MSG IF CARRY SET
0100 8009
           20 71 81
                             JSR ERMSG
                             JMP WARM
                                            AND CONTINUE
    8000
           40 03 80
0101
0102 800F
                       F TRACE AND INTERRUPT ROUTINES
0103 800F
0104 800F
                                            FIRQ OR BRK ?
0105 800F
                       IRQBRK PHP
          08
0106 8010 48
                             PHA
0107 8011 8A
                              TXA
0108 8012 48
                              PHA
0109 8013 BA
                             TSX
                             LDA $104,X $PICK UP FLAGS
0110 8014 BD 04 01
                             AND #$10
      8017 29 10
0111
```

```
LINE # LOC
          CODE LINE
0112 8019 F0 07
                              BEQ DETIRO
0113
     801B
          68
                      DETBRK PLA
                                              # BRK
0114
      8010
           AA
                              TAX
0115
      8010
           68
                              PLA
0116
      801E
            28
                              FLF
           6C F6 FF .
0117
      801F
                              JMP ($FFF6)
          68
0118 8022
                       DETIRO PLA
                                              FIRQ (NON BRK)
           AA
0119
      8023
                              TAX
0120 8024 68
                              FLA
0121
      8025
           28
                              PLP
0122
      8026
           6C F8 FF
                              JMP ($FFF8)
0123
                     SVIRQ JSR ACCESS $SAVE REGS AND DISPLAY CODE
      8029
           20 86 8B
0124
      802C
           38
                              SEC
0125
      802D
           20 64 80
                              JSR SAVINT
0126
      8030
           A9 31
                              LDA #/1
           40 53 80
0127
      8032
                              JMP IDISP
0128
      8035
           08
                       USRENT PHP
                                             FUSER ENTRY
0129
      8036 20 86 8B
                              JSR ACCESS
0130
      8039 38
                             SEC
0131
      803A 20 64 80
                             JSR SAVINT
0132
      8030
          EE 59 A6
                             INC POLR
0133 8040 D0 03
                             BNE *+5
0134
      8042
          EE 5A A6
                             INC PCHR
0135 8045 A9 33
                             LDA #13
0136 8047
           4C 53 80
                             JMP IDISP
          4C 53 80 JMP IDISF
20 86 8B SVBRK JSR ACCESS
0137
      804A
0138
      8040
           18
                              CLC
0139
     804E
          20 64 80
                              JSR SAVINT
0140
     8051
                             LDA #10
          A9 30
0141
     8053
                      INTRPT CODES
                                       ∮0 = BRK
0142
                      ŷ
     8053
                                     1 = IRQ
0143
     8053
                                     2 = NMI
                                     3 = USER ENTRY
0144
     8053
0145 8053 48
                       IDISP PHA
                                      OUT PC+ INTRPT CODE (FROM A)
0146 8054
          20 D3 80
                             JSR DBOFF
                                             #STOP NMI'S
0147 8057 20 4D 83
                              JSR CRLF
0148 805A
          20 37 83
                              JSR OFCCOM
0149
     8050
          68
                              PLA
0150 805E
          20 47 8A
                              JSR OUTCHR
0151
    8061
          4C 03 80
                              JMP WARM
0152
     8064
          8D 5D A6
                       SAVINT STA AR
                                            *SAVE USER REGS AFTER INTRPT
0153
          8E 5E A6
    8067
                              STX XR
0154
     806A
          8C 5F A6
                              STY YR
0155
     0308
          BA
                              TSX
0156
     806E
          D8
                             CL.D
0157
     806F
          BD 04 01
                            LDA $104,X
0158 8072 69 FF
                            ADC ##FF
                           STA PCLR
LDA $105,X
ADC #$FF
STA PCHR
LDA $103,X
0159
     8074 8D 59 A6
0160 8077 BD 05 01
0161 807A 69 FF
0162
    807C
          8D 5A A6
0163 807F
          BD 03 01
0164
    8082
          8D 5C A6
                            STA FR
0165 8085
          BD 02 01
                            LDA $102,X
0166
     8088
           9D 05 01
                             STA $105,X
```

```
LINE
LINE # LOC CODE
0167 8088 BD 01 01 LDA $101,X
0168 808E 9D 04 01 STA $104,X
                                INX
0169 8091 E8
0170 8092 E8
0171 8093 E8
0172 8094 9A
0173 8095 E8
0174 8096 E8
                                INX
                                INX
TXS
                                 INX
                                 INX
0175 8097 8E 5B A6
                                STX SR
0176 809A 60
                                 RTS
                         . TRACE WITH DELAY
LDA AR
JSR OBCRLF DISPLAY ACC
JSR DELAY
BCC TRACON STOP IF KEY ENTERED
JMP WARM
                                  JMP (TROVEC) AND GO TO SPECIAL TRACE
                                 0212 80F6 AD 03 AC DBNEW LDA DDR3A
                                                  RELEASE FLIP FLOP
0213 80F9 29 CF
0214 80FB 8D 03 AC
0215 80FE 60
0216 80FF
                                  AND ##CF
                                  STA DDR3A
                                  RTS
0217 80FF
0217 80FF
0218 80FF
0219
                         # GETCOM - GET COMMAND AND 0-3 PARMS
 0219 80FF 20 4D 83 GETCOM JSR CRLF
0220 8102 A9 2E LDA */*
0221 8104 20 47 8A JSR OUTCHR
```

```
LINE
   LINE # LOC CODE
   0222 8107 20 1B 8A GETC1 JSR INCHR
  0222 8107 20 18 8A GETC1 JSR INCHR

0223 810A F0 F3 BEQ GETCOM $CARRIAGE RETURNY

0224 810C C9 7F CMP **FF $DELETE?

0225 810E F0 F7 BEQ GETC1

0226 8110 C9 00 CMP *0 $NULL?

0227 8112 F0 F3 BEQ GETC1

0228 8114 $ $10 F3 BEQ GETC1

0229 8114 C9 53 CMP */S

0230 8116 F0 18 BEQ HASHUS

0231 8118 C9 55 CMP */U

0232 811A F0 17 BEQ HASHUS

0233 811C C9 4C CMP */L

0235 8120 80 57 A6 STOCOM STA LSTCOM

0236 8123 20 42 83 JSR SPACE
                                                                                                                                                                                  CARRIAGE RETURNT
                                                                                             JSR SPACE
   0236 8123 20 42 83
                                                                                                                        JSR PSHOVE
   0237 8126 20 08 82
                                                                                                                                                                                     #ZERO PARMS
  FHASH LOAD CMDS TO ONE BYTE
                                                                                                          #HASH /USER/ CMDS

ASL A #U0 = $14 THRU U7

STA LSTCOM
JSR INCHR #GET SECOND

CCC
ADC LSTCOM
AND #$0F
ORA #$10
BPL STOCOM
JSR INCHR
                                                                                                                                                                                     #HASH 'USER' CMDS TO ONE BYTE A
                                                                                                                                                                                      $UO = $14 THRU U7 =$1B
   0244 8135 8D 57 A6
   0245 8138 20 1B 8A
   0246 813B FO C2
  0246 813B F0 C2

0247 813D 18

0248 813E 6D 57 A6

0249 8141 29 0F

0250 8143 09 10

0251 8145 10 D9

0252 8147 20 1B 8A

0253 814A $

0254 814A $

0255 814A $

0255 814A $

0256 814A $

0257 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

0258 814A $

                                                                                             #DISPATCH TO EXEC BLK OPARM, 1PARM, 2PARM, OR 3PARM
  0256 814A C9 OD DISPAT CMP #*0D
0257 814C D0 20 BNE HIPN
0258 814E AD 57 A6 LDA LSTCO
                                                                                          DISPAT CMP ##OD
                                                                                                                                                                                    #CZR IF OK ELSE URCVEC
                                                                                                                       LDA LSTCOM
0260 8154 00 03 BNE M12
0261 8156 4C 95 83 JMP BZFARM
0262 8159 E0 01 M12 CPX #$01
0263 815B D0 03 BNE M13
0264 815D 4C DA 84 JMP B1FARM
0265 8160 E0 02 M13 CPX #$02
0266 8162 D0 03 BNE M14
0267 8164 4C 19 86 JMP B2FARM
0268 8167 E0 03 M14 CFX #$03
0269 8169 D0 03 BNF HIDM
   0259 8151 AE 49 A6
                                                                                                                       LDX PARNE
                                                                                                                                                                                    #O PARM BLOCK
                                                                                                                                                                                     #1PARM BLOCK
                                                                                                                                                                                #2 PARM BLOCK

      0269
      8169
      DO 03
      BNE HIPN

      0270
      8168
      4C 14 87
      JMP B3PARM
      $3 FARM BLOCK

      0271
      816E
      6C 6D 6A
      HIPN
      JMP (URCVEC+1)
      $ELSE UNREC COMMAND VECTOR

  0272 8171
0273 8171
0274 8171
0275 8171 90 44
                                                                                               # ERMSG - PRINT ACC IN HEX IF CARRY SET
                                                                                           ERMSG BCC M15
                                                                                                                          PHA
   0276 8173 48
```

```
LINE # LOC CODE
                      LINE
                            JSR CRLF
0277 8174 20 40 83
0278 8177 A9 45
0279 8179 20 47 8A
                            LDA #/E
                            JSR OUTCHR
                            LDA #'R
          A9 52
0280 8170
                            JSR OUTCHR
0281 817E 20 47 8A
                            JSR SPACE
0282 8181 20 42 83
                           PLA
0283 8184 68
                            JMP OUTBYT
0284 8185 4C FA 82
0285 8188
                      ; SAVER - SAVE ALL REG'S + FLAGS ON STACK
0286 8188
                      * RETURN WITH F.A.X.Y UNCHANGED
0287 8188
                     FLAGS,A,X,Y PUSHED
0288 8188
                     SAVER PHP
                                            ŷ
0289 8188 08
                             PHA
                                         ŷ
0290 8189 48
                             PHA
0291 818A 48 -
0292 8188 48
                             PHA
0293 8180
          08
                            PHP
0294 818D 48
0295 818E 8A
                            PHA
                             TXA
0296 818F
                             PHA
          48
                             TSX
0297 8190 BA
                            LDA $0109,X
0298 8191 BD 09 01
                            STA $0105,X
0299 8194 9D 05 01
0300 8197 BD 07 01
0301 819A 9D 09 01
                            LDA $0107 x X
                            STA $0109,X
                            LDA $0101,X
0302 819D BD 01 01
                            STA $0107,X
0303 81A0 9D 07 01
                            LDA $0108 x X
0304 81A3 BD 08 01
0305 81A6 9D 04 01
                            STA $0104,X
0306 81A9 BD 06 01
                            LDA $0106 x X
0307 81AC 9D 08 01
                            STA $0108,X
0308 81AF 98
0309 81B0 9D 06 01
                            TYA
                             STA $0106,X
0310 8183 68
                             PLA
     81B4 AA
                             TAX
0311
                             PLA
0312 8185 68
0313 8186 28
                             PLP
                     M15 RTS
0314 81B7
          60
0315 81B8
                      # RESTORE EXCEPT A*F
0316 81B8 08
                       RESXAF PHP
                             TSX
0317 81B9 BA
                             STA $0104,X
0318 81BA 9D 04 01
                             PLP
0319 81BD 28
                      * RESTORE EXCEPT F
0320 81BE
0321 81BE 08
                     RESXF PHP
0322 81BF 68
                             FLA
                             TSX
0323 81CO BA
0324 8101 90 04 01
                             STA $0104,X
                       # RESTORE ALL 100%
0325 8104
0326 8104 68
                       RESALL PLA
0327 81C5 A8
                             TAY
0328 8106
                             PLA
          68
                             TAX
0329 8107
           AA
0330 8108
           68
                             PLA
                             FLF
0331
      8109
           28
```

| LINE | # LOC | CODE | LINE | | |
|--------------|--------------|-----------------------|-------------------|-------------------------|--|
| 0332 | 81CA | 60 | | RTS | |
| 0333 | 81CB | | ŷ | | |
| 0334 | 81CB | | | TOR UTILITIES | |
| 0335 | 81CB | | ŷ | | |
| 0336 | 81CB | C9 20 | ADVCK | CMP #\$20 | \$ SPACET |
| 0337 | 81CD | FO 02 | | BEQ MI | |
| 0338 | 81CF | C9 3E | | CMP #/> | FWD ARROW? |
| 0339 | 8101 | 38 | M.1. | SEC | |
| 0340 0341 | 81D2 81D3 | -60 -20 FA-8: | n norman | RTS JSR OUTBYT | OUT BYTE, OUT COMMA, IN BYTE |
| 0342 | 8106 | 20 TH 6. | | JSR COMMA | OUT COMMA, IN BYTE |
| 0343 | 8109 | 20 18 8 | | JSR INCHR | , was 1 m os 11 m m 1 m m 1 m m |
| 0344 | 8100 | 20 75 82 | | JSR ASCNIB | |
| 0345 | 81DF | BO 14 | | BCS OUT4 | |
| 0346 | 81E1 | OA | | ASL A | |
| 0347 | 81E2 | OA | | ASL A | |
| 0348 | 81E3 | OA | | ASL A | |
| 0349 | 81E4 | 0A | | ASL A | |
| 0350 | 81E5 | 8D 33 A | | STA SCR3 | |
| 0351 0352 | 81E8 | 20 1B 86 20 75 83 | | JSR INCHR JSR ASCNIB | |
| 0353 | 81EB 81EE | -20 /5 6/ -180 11 | d. | BCS OUT2 | |
| 0354 | 81F0 | OD 33 A | 4 | ORA SCR3 | |
| 0355 | 81F3 | 18 | GOOD | CLC | |
| 0356 | 81F4 | 60 | | RTS | |
| 0357 | 81F5 | C9 27 | OUT4 | CMP #\$27 | SINGLE TIC ? |
| 0358 | 81F7 | DO 05 | | BNE OUT1 | |
| 0359 | 81F9 | 20 1B 8 | A | JSR INCHR | |
| 0360 | 81FC | DO F5 | db. 1 1 1 2 2 . 1 | BNE GOOD | CARRIAGE RETURN? |
| 0361 | 81FE | B8 | OUT1 | CLV | |
| 0362 | 81FF | 50 03 | o outo | BVC CRCHK BIT CRCHK | |
| 0363 0364 | 8201 8204 | - 2C 04 8: - C9 0D | 2 OUT2 CRCHK | CMP ##OD | ¢CHECK FOR C/R |
| 0365 | 8206 | 38 | GROTIX | SEC | A CHECK LOW CAN |
| 0366 | 8207 | 60 | | RTS | |
| 0367 | 8208 | A2 10 | PSHOVE | LDX #\$10 | JPUSH PARMS DOWN |
| 0368 | 820A | OE 4A A | 6 PRM10 | ASL P3L | |
| 0369 | 8200 | 2E 4B A | 6 | ROL P3H | |
| 0370 | 8210 | 2E 4C A | | ROL P2L | |
| 0371 | 8213 | 2E 4D A | | ROL P2H | |
| 0372 0373 | 8216 8219 | 2E 4E A | | ROL PIL ROL PIH | |
| 0373 | 8210 | CA TE H | Ω | DEX | |
| 0375 | 821D | DO EB | | BNE PRM10 | |
| 0376 | 821F | 60 | | RTS | |
| 0377 | 8220 | 20 88 8 | 1 PARM | JSR SAVER | GET PARMS - RETURN ON C/R OR ERR |
| 0378 | 8223 | A9 00 | | LDA #O | |
| 0379 | 8225 | 8D 49 A | 6 | STA FARNR | |
| 0380 | 8228 | 8D 33 A | 6 | STA SCR3 | |
| 0381 | 822B | 20 08 83 | | JSR PSHOVE | |
| 0382 | 822E | 20 1B 8 | A PARFIL | | 4 1 1 4 1 TY. Y. W. T 5 4 TYP P. P. P. |
| 0383 | 8231 | C9 2C | | CMP #/y | ;VALID DELIMITERS - , |
| 0384 0385 | 8233 8235 | FO 04 C9 2D | | BEQ M21 CMP #'- | |
| 0386 | 8237 | DO 11 | | BNE M22 | |
| 0000 | W W W / | ar M. Jakah | | 01 13 to 1 1 to 1 Au | |

| LINE | # LOC | | CO: | DE | LINE | | | | |
|--------------|--------------|----------|----------|-------|--------------------------|------|------------------|--|------|
| 0387 | 8239 | A2 | FF | | M21 | LTiX | #\$FF | | |
| 0388 | 823B | | 33 | A6 | 7 1 Am sh | | SCR3 | | |
| 0389 | 823E | EE | | A6 | | | PARNR | | |
| 0390 | 8241 | AE | | A6 | | | PARNR | | |
| 0391 | 8244 | | 03 | | | | #\$03 | | \ |
| 0392 | 8246 | DO | E3 | | | BNE | PM1 | | |
| 0393 | 8248 | FO | 1.19 | | | BEQ | M24 | | |
| 0394 | 824A | 20 | 75 | 82 | M22 | | ASCNIB | | |
| 0395 | 8240 | BO | 18 | | | | M24 | | |
| 0396 | 824F | A2 | 04 | | | L.DX | | | |
| 0397 | 8251 | 0E | | A6 | M23 | | P3L | | |
| 0398 | 8254 | 2E | 4 E | A6 | | | P3H | | |
| 0399 | 8257 | CA | | | | DEX | | | |
| 0400 | 8258 | | F7 | | | | M23 | | |
| 0401 | 825A | | 40 | A6 | | | E3F | | |
| 0402 | 825D | 80 | 44 | A6 | | | P3L | : | |
| 0403 | 8260 | A9 | FF | | | | #\$FF | | |
| 0404 | 8262 | | | A6 | | | SCR3 | | |
| 0405 | 8265 | | C7 | A / | MO A | | PARFIL SCR3 | | |
| 0406 0407 | 8267 826A | FO | 33 | A6 | M24 | | M25 | | |
| 0408 | | | | A 2 | | | PARNR | | |
| 0408 | 826C 826F | EE C9 | 49 00 | A6 | M25 | | #\$OD | r | |
| 0410 | 8271 | 18 | OD | | That of | CLC | **** | | |
| 0411 | 8272 | | B8 | 81 | | | RESXAF | | |
| 0412 | 8275 | C9 | | CF 3. | ASCNIB | | #\$OD | #C/R? | |
| 0413 | 8277 | FO | 19 | | HOCKED | | M29 | YGZIC: | |
| 0414 | 8279 | 09 | | | | CMP | # 4 0 | | |
| 0415 | 827B | 90 | | | | | M26 | | |
| 0416 | 827D | | 47 | 4 | | CMP | # 1 G | | |
| 0417 | 827F | | 08 | | | BCS | | | |
| 0418 | 8281 | Č9 | | | | CMP | | | |
| 0419 | 8283 | | 08 | | | | M27 | | |
| 0420 | 8285 | | 3A | | | CMP | #/: | | |
| 0421 | 8287 | 90 | 06 | | | BCC | M28 | 1 | |
| 0422 | 8289 | C9 | 30 | | M26 | CMP | # 10 | | |
| 0423 | 828B | 38 | | | | SEC | | FCARRY SET - NON HEX | |
| 0424 | 828C | 60 | | | | RTS | | | |
| 0425 | 828D | E9 | 37 | | M27 | SBC | 非事3フ | | |
| 0426 | 828F | 29 | ٥F | | M28 | AND | #\$OF | | |
| 0427 | 8291 | 18 | | | | CLC | | | |
| 0428 | 8292 | 60 | | | M29 | RTS | | | |
| 0429 | 8293 | EE | 4∆ | A6 | INCP3 | INC | F3L | #INCREMENT P3 (16 B | ITS) |
| 0430 | 8296 | DO | | | | | * + 5 | | |
| 0431 | 8298 | EΕ | 4 B | Α6 | | INC | P3H | | |
| 0432 | 829B | 60 | | | | RTS | | | |
| 0433 | 8290 | | 411 | A6 | P2SCR | L.DX | | #MOVE P2 TO FE,FF | |
| 0434 | 829F | 86 | | | | STX | | | |
| 0435 | 82A1 | | 4C | A6 | | LDX | | | |
| 0436 | 82A4 | | FE | | | STX | 9FE | | |
| 0437 | 82A6 | 60 | A U1. | | per, 1100 214, 214, 111. | RTS | ו אייי איין | A MANUAL I Day to the control of the first feet from the control of the control o | |
| 0438 | 82A7 | | 48 | AÓ | P3SCR | LDX | | #MOVE P3 TO FE,FF | |
| 0439 | 82AA | 86 | | ۸. | • | STX | | | |
| 0440 | 82AC | | 4A | HO | | LDX | | | |
| 0441 | 82AF | 86 | · :. | | | STX | ≫ " l⊑. | | |

.....PAGE 0009

| LINE | # LOC | | COI | Œ | LINE | | | |
|--------------|--------------|-------------|-------|----|-------------------|-----|--------------|---|
| 0442 | 82B1 | 60 | | | | RTS | | |
| 0443 | 82B2 | E6 | | | INCOMP | | | ;INCREM FE,FF, COMPARE TO P3 |
| 0444 | 82B4 | DO | | | | | COMPAR | |
| 0445 | 82B6 | E6 | | | | | \$FF | |
| 0446 | 8288 | po | | | WRAP | | COMPAR | FIEST FOR WRAP AROUND |
| 0447 | 82BA | 20 | BD | 85 | P# 5 / 1 13% A 1% | | EXWRAP | |
| 0448 | 82BD | 60 | | | EXWRAP | | d. too too | A YOR OLD TAX TOTAL TOTAL A SAYS TO COMES A FORT TO LOT |
| 0449 | 82BE | A5 | | | DECCMP | | »г≞ М32 | DECREM FEOFF AND COMPARE TO P3 |
| 0450 | 8200 | DO AE | | | | | \$FF | |
| 0451 0452 | 82C2 82C4 | A5 FO | | | | | WRAP | |
| 0453 | 8204 | 08 | | | | | \$FF | |
| 0454 | 8208 | 06 | | | M32 | | \$FE | |
| 0455 | 82CA | | 88 | 81 | COMPAR | | | COMPARE FE, FF TO P3 |
| 0456 | 82CD | A5 | | \ | | | \$FF | |
| 0457 | 82CF | CD | | Α6 | | | P3H | |
| 0458 | 8202 | DO | | | | | EXITOP | |
| 0459 | 8204 | A5 | | | | LDA | \$FE | |
| 0460 | 8206 | CD | 4A | A6 | | CMP | P3L | |
| 0461 | 8209 | B8 | | | EXITOP | CLV | | |
| 0462 | 82DA | 4C | BE | 81 | | | RESXF | |
| 0463 | 82DD | 08 | | | CHKSAD | PHP | | \$16 BIT CKSUM IN SCR6,7 |
| 0464 | 82DE | 48 | | | | PHA | | |
| 0465 | 82DF | 18 | | | | CLC | | |
| 0466 | 82E0 | бD | 36 | A6 | | | SCR6 | |
| 0467 | 82E3 | $a_{\rm D}$ | 36 | A6 | | | SCR6 | |
| 0468 | 82E6 | 90 | | | | | M33 | |
| 0469 | 82E8 | EE | 37 | A6 | | | SCRZ | |
| 0470 | 82EB | 68 | | | M33 | PLA | | |
| 0471 | 82EC | 28 | | | | PLP | | |
| 0472 | 82ED | .60 | er es | | mumme. | RTS | E(P) P | #OUTPUT PC |
| 0473 | 82EE | | 59 | | OUTPC | | PCLR PCHR | YOUTFOI FG |
| 0474 | 82F1 | | 5A | HO | OUTXAH | | CUIIX | |
| 0475 | 82F4 | 48 | | | OUTAMM | TXA | | |
| 0476 | 82F5 82F6 | 8A | E" A | 00 | | | OUTBYT | |
| 0477 0478 | 82F9 | 68 | FA | OÆ | | PLA | COLDII | |
| 0479 | 82FA | 48 | | | OUTBYT | | | OUTFUT 2 HEX DIGS FROM A |
| 0480 | 82FB | 48 | | | OUTLI | PHA | | Y CANALLY CALL THAT A STANCE TO THE TANK TO |
| 0481 | 82FC | 4A | | | | LSR | A | |
| 0482 | 82FD | 4A | | | | LSR | | |
| 0483 | 82FE | 4A | | | | LSR | | |
| 0484 | 82FF | 4A | | | | LSR | | |
| 0485 | 8300 | | 44 | 88 | | | NBASOC | |
| 0486 | 8303 | 68 | | | , | PLA | | |
| 0487 | 8304 | 20 | 44 | 8A | | JSR | NBASOC | |
| 0488 | 8307 | 68 | | | | PLA | | |
| 0489 | 8308 | 60 | | | | RTS | | |
| 0490 | 8309 | 29 | OF | | NIBASC | | | INIBBLE IN A TO ASCII IN A |
| 0491 | 830B | C9 | OA | | | | #\$0A | |
| 0492 | 830D | BO | | | | | NIBALF | |
| 0493 | 830F | 69 | | | | | #\$30 | |
| 0494 | 8311 | 90 | | | | | EXITNB | |
| 0495 | 8313 | 69 | 36 | | NIBALF | | #\$36 | |
| 0496 | 8315 | 60 | | | EXITNB | RTS | | |

| LINE | # LOC | | C01 | OE | LINE | | | |
|--------------|--------------|----------|------|--------|---------|-----|----------------|---|
| 0497 | 8316 | 20 | 40 | e x | CRLFSZ | 199 | CRIE | PRINT CRUE, FF, FE |
| 0498 | 8319 | A6 | | ww | OUTSZ | | \$FF | 71 T. J. 1 V. 1 V. 1 V. 1 V. 1 V. 1 V. 1 V. |
| 0499 | 831B | A5 | | | COTOL | | \$FE | |
| 0500 | 831D | 4C | | 82 | | | HAXTUO | |
| 0501 | 8320 | A9 | | W A | OUTOM | LDA | | |
| 0502 | 8322 | | 47 | 84 | | | OUTCHR | |
| 0503 | 8325 | 20 | 34 | 83 | OCMCK | JSR | COMMA | JOUT COMMA, CKSUM LO |
| 0504 | 8328 | ΑD | 36 | A6 | | | SCR6 | |
| 0505 | 832B | 4C | FΑ | 82 | | | OUTBYT | |
| 0506 | 832E | A9 | | | ZERCK | LDA | | FINIT CHECKSUM |
| 0507 | 8330 | | 36 | | | | SCR6 | |
| 0508 | 8333 | | 37 | A6 | | | SCR7 | |
| 0509 | 8336 | 60 | | | | RTS | | |
| 0510 | 8337 | | EE | 82 | OPCCOM | | OUTPC | FC OUT, COMMA OUT |
| 0511 | 833A | 48 | | | COMMA | PHA | | €COMMA OUT |
| 0512 | 833B | Α9 | | | | LDA | | |
| 0513 | 833D | DO | | 273 TY | a m a a | | SPCP3 | AM MELAMEN MILE |
| 0514 | 833F | 48 | 42 | 83 | SPC2 | PHA | SPACE | 12 SPACES OUT |
| 0515 0516 | 8342 8343 | 40 A9 | 20 | | SPACE | | #\$20 | 11 SPACE OUT |
| 0517 | 8345 | | 47 | OΛ | SPCP3 | | OUTCHR | |
| 0518 | 8348 | 68 | ~+ / | OM | orura | PLA | OGIGHK | |
| 0519 | 8349 | 60 | | | | RTS | | |
| 0520 | 834A | | FΑ | 82 | OBCRLF | | OUTBYT | BYTE OUT, CRLF OUT |
| 0521 | 8340 | 48 | | tar ka | CRLF | PHA | 1 | |
| 0522 | 834E | A9 | on | | | | 非多〇〇 | |
| 0523 | 8350 | | 47 | 88 | | JSR | OUTCHR | |
| 0524 | 8353 | Α9 | | | | | #\$OA | FLINE FEED |
| 0525 | 8355 | 20 | 47 | 88 | | JSR | OUTCHR | |
| 0526 | 8358 | 68 | | | | PLA | | |
| 0527 | 8359 | 60 | | | | RTS | | |
| 0528 | 835A | AE | 56 | A6 | DELAY | LDX | TV | FDELAY DEPENDS ON TV |
| 0529 | 835D | 20 | 88 | 81 | DL.I. | JSR | SAVER | |
| 0530 | 8360 | AΘ | | | | | #\$111 | |
| 0531 | 8362 | | 39 | | | | SCR9 | |
| 0532 | 8365 | | 38 | | | | SCR8 | |
| 0533 | 8368 | | 38 | | DLY1 | | SCR8 | |
| 0534 | 836B | | 39 | A6 | | | SCR9 | |
| 0535 | 836E | CA | j | | | DEX | Til Va | |
| 0536 | 836F | DO 20 | 03 | o o | DLY2 | | DLY1 IJSCNV | SCAN DISPLAY |
| 0537 0538 | 8371 8374 | | 86 | | DLIK | | INSTAT | SEE IF KEY DOWN |
| 0539 | 8377 | BO | | CO | | | DLYO | FULL 21 IVE 1 DOWN |
| 0540 | 8379 | | 38 | A6 | | | SCR8 | |
| 0541 | 837C | DO | | MO | | BNE | | |
| 0542 | 837E | EE | | A6 | | | SCR9 | |
| 0543 | 8381 | DO | | .10 | | | DLY2 | |
| 0544 | 8383 | | BE | 81 | DLYO | | RESXF | |
| 0545 | 8386 | , | t | · · | | | | (EY DOWN, RESULT IN CARRY |
| 0546 | 8386 | | | | | | | TURN IMMEDIATELY W/STATUS |
| 0547 | 8386 | | | | | | AITS FOR | |
| 0548 | 8386 | 20 | 92 | 83 | INSTAT | | | |
| 0549 | 8389 | 90 | 06. | | | BCC | INST2 | |
| 0550 | 838B | 20 | 92 | 83 | INST1 | | VEILNI | |
| 0551 | 838E | BO | FB | | | BCS | INST1 | |

```
LINE # LOC CODE
                                                          LINE
0552 8390 38
0553 8391 60
                                                                        SEC
0552 8390 38 SEU
0553 8391 60 INST2 RTS
0554 8392 6C 67 A6 INJISV JMP (INSVEC+1)
0555 8395
 0556
           8395
                                                       * *** EXECUTE BLOCKS BEGIN HERE
           8395
 0557
0558 8395
0559 8395
                                                      BZPARM≔×
0560 8395
                                                      * ZERO PARM COMMANDS
 0561 8395
                                                                    CMP #'R #DISP REGISTERS
BNE GOZ #PC+S+F+A+X+Y
0562 8395 C9 52 REGZ
0563 8397 D0 5A
0563 8397 D0 5A BNE GOZ
0564 8399 20 4D 83 RGBACK JSR CRLF
0565 83yL ...
0566 839E 20 47 8A
0567 83A1 20 42 83
0568 83A4 20 EE 82
0569 83A7 20 D6 81
0570 83AA B0 13
0571 83AC 8D 34 A6
0572 83AF 20 D9 81
 0565 839C A9 50
                                                                     LDA #/P
                                                                       JSR OUTCHR
                                                                       JSR SPACE
                                                                       JSR OUTFC
                                                                        JSR COMINB
                                                                      BCS NH3
                                                                      STA SCR4
                                                                      JSR INBYTE
                                                                   BCS NH3

        0573
        8382
        80
        08
        BCS
        NH3

        0574
        8384
        80
        59
        A6
        STA
        FCLR

        0575
        8387
        AD
        34
        A6
        LDA
        SCR4

        0576
        838A
        80
        5A
        A6
        STA
        FCHR

        0577
        838D
        90
        09
        BCC
        M34

        0578
        83BF
        D0
        02
        NH3
        BNE
        NOTCR

        0579
        83C1
        18
        EXITRG
        CLC
        CLC
        CLC

        0580
        83C2
        60
        EXRGP1
        RTS
        NOTCR
        STA
        ADVCK

        0581
        83C3
        20
        CB
        81
        NOTCR
        JSR
        ADVCK

        0582
        83C6
        D0
        FA
        BNE
        EXRGP1
        EXRGP1

        0583
        83C8
        A0
        00
        M34
        LDY
        #0

        0584
        83CA
        CB
        M35
        INY

        0585
        83CB
        CO</td
                                                             STA PCLR
                                                         BNE EXRGP1
LDY #0
                                                                         CPY #6
 0585 83CB CO 06
 0585 83CB CU 06 CFT #6
0586 83CD FO CA BEQ RGB/
0587 83CF 20 4D 83 JSR CRLF
0588 83D2 A9 52 NXTRG LDA #7
                                                                        BEQ RGBACK
                                                                        JSR CRLF
 0589 83D4 20 47 8A
0590 83D7 98
                                                        JSR OUTCHR
TYA
                                                                    JSR NBASOC
JSR SPC2
LDA PCHR,Y
JSR OBCMIN
BCS M36
 0591 83D8 20 44 8A
0599 83ED 20 CB 81
                                                                        JSR ADVCK
 0600 83F0 F0 D8
                                                                        BEQ M35
 0601 83F2
                                                                         RTS
                           60
                                            GOZ
 0602 83F3 C9 47
0603 83F5 D0 20
                                                                      CMP #$47
                                                                         BNE LPZB
 0604 83F7 20 4D 83 GO2 JSR CRLF
0605 83FA 20 9C 8B GO1ENT JSR NACCE
                                                         GOIENT JSR NACCES #WRITE PROT MONITR RAM
                                                                      LDX SR
                                                                                                            #RESTORE REGS
 0606 83FD AE 5B A6
```

| LINE | # LOC | | CO | DE | LINE | | | |
|------------|--------------|----------|------|----------|------------|------|---------------------|----------------------------|
| 0607 | 8400 | 9A | | | | TXS | | |
| 0608 | 8401 | ΑD | ECA | A6 | | | PCHR | |
| 0609 | 8404 | 48 | | 1-1 (.) | | PHA | I WIIIN | |
| 0610 | 8405 | AD | 59 | Aó | | | PCLR | |
| 0611 | 8408 | 48 | JZ | MO | NR10 | PHA | F. Colon P.C | |
| 0612 | 8409 | AD | 50 | A6 | MUCTO | LDA | E. C | |
| 0613 | 840C | 48 | | HO | | PHA | 1.17 | |
| 0614 | 840D | AC | 5F | | | LDY | YR | |
| 0615 | 8410 | AE | 5E | A6 A6 | | LDX | | |
| 0616 | | | | | | LDA | | |
| 0617 | 8413 8416 | AD 40 | 5D | A6 | | RTI | MIK | |
| 0618 | 8417 | 69 | 1.1 | | LFZB | CMP | #\$11 | (LOAD PAPER TAPE |
| | | | | | La F X. A) | | *+5 | A TO CHE LANGE LANGE LANGE |
| 0619 | 8419 | FO | 03 | () A | | | DEPZ | |
| 0620 | 8418 | 4C | A7 | 84 | | | | |
| 0621 | 841E | 20 | 88 | 81 | | | SAVER | |
| 0622 | 8421 | 20 | 4 T) | 83 | | | CRLF | |
| 0623 | 8424 | A9 | 00 | | | LDA | | |
| 0624 | 8426 | 80 | 52 | A6 | 4 42 | | ERCNT | |
| 0625 | 8429 | | 2E | 83 | LPZ | | ZERCK | |
| 0626 | 842C | 20 | 1.8 | 8A | LP1 | JSR | INCHR | |
| 0627 | 842F | 69 | 33 | | | CMF | #\$38 | |
| 0628 | 8431 | | F 9 | | | BNE | | |
| 0629 | 8433 | | Αl | 84 | | | LDBYTE | |
| 0630 | 8436 | | 56 | | | | TAPERR | |
| 0631 | 8438 | | 09 | | | | NUREC | |
| 0632 | 843A | | 52 | Aδ | | | ERCNT | ∮ERRORS ? |
| 0633 | 8430 | FO | 0.1 | | | | *+3 | |
| 0634 | 843F | 38 | | | EXITLE | SEC | | |
| 0635 | 8440 | | ΕE | 81 | | | RESXF | |
| 0636 | 8443 | 80 | 3D | A6 | NUREC | STA | RC | |
| 0637 | 8446 | 20 | Α1 | 84 | | JSR | LDBYTE | |
| 0638 | 8449 | BO | 43 | | | BCS | TAPERR | |
| 0639 | 844B | 85 | FF | | | STA | \$F'F" | |
| 0640 | 8440 | 20 | A1 | 84 | | JSR | LDBYTE | |
| 0641 | 8450 | BO | D7 | | | BCS | LPZ | |
| 0642 | 8452 | 85 | FE | | | STA | \$FE | |
| 0643 | 8454 | 20 | Α1. | 84 | MORED | JSR | LDBYTE | |
| 0644 | 8457 | BO | 35 | | | BCS | TAPERR | |
| 0645 | 8459 | AO | 00 | | | LDY | #O | |
| 0646 | 845B | 91 | FE | | | STA | (\$FE),Y | |
| 0647 | 845D | D1 | FE | | | CMP | (\$FE),Y | |
| 0648 | 845F | FO | OC. | | | BEQ | LPGD | |
| 0649 | 8461 | ΑD | 52 | A6 | | LDA | ERCNT | |
| 0650 | 8464 | 29 | OF | | | AND | #\$0F | |
| 0651 | 8466 | C9 | 0F | | | CMP | #\$OF | |
| 0652 | 8468 | FO | 03 | | | BEQ | * +5 | |
| 0653 | 846A | | 52 | A6 | | | ERCNT | |
| 0654 | 846D | | B2 | 82 | LPGD | JSR | INCCMP | |
| 0655 | 8470 | | | A6 | | | RC | |
| 0656 | 8473 | | DF | | | | MORED | |
| 0657 | 8475 | | D9 | 81 | | JSR | INBYTE | |
| 0658 | 8478 | | 14 | *** ** | | BCS | TAPERR | |
| 0659 | 847A | | 37 | A6 | | CMP | SCR7 | |
| 0660 | 847D | | oc. | 110 | | | BADDY | |
| 0661 | 847F | | D9 | 81 | | | INBYTE | |
| A 22 (2) W | W 171 | A. 1/ | | 1.7 .L | | JUIN | an i SAN' I I filip | |

```
LINE # LOC CODE
                    LINE
                             BCS TAPERR
0662
           BO OA
     8482
                             CMP SCR6
0663 8484
          CD 36 A6
          FÒ AO
                             BEQ LPZ
0664
     8487
                                            # (ALWAYS)
          DO 03
                             BNE TAPERR
0665 8489
                       BADDY JSR INBYTE
          20 D9 81
0666
     848B
0667 848E
          AD 52 A6
                      TAPERR LDA ERCNT
          29 FO
                             AND #$FO
0668
     8491
0669 8493 C9 F0
0670 8495 F0 92
                             CMP #$FO
                             BEQ LPZ
                            LDA ERCNT
0671 8497 AD 52 A6
0672
     849A 69 10
                             ADC #$10
0673
     849C
          8D 52 A6
                             STA ERCNT
0674 849F DO 88
                             BNE LPZ
0675 84A1 20 D9 81
0676 84A4 4C DD 82
                     LDBYTE JSR INBYTE
                             JMP CHKSAD
0677
    84A7
          C9 44
                       DEFZ
                             CMP #/D
                                             *DEPOSIT, O PARM - USE (OLD)
0678 84A9 DO 03
                             BNE MEMZ
0679
          4C E1 84
                             JMP NEWLN
     84AB
                     MEMZ
                            CMP #/M
                                            #MEM, O PARM - USE (OLD)
0880
     84AE
          C9 4D
                             BNE VERZ
0681
     84BO DO 03
          4C 17 85
                             JMP NEWLOC
0682
     84B2
          C9 56
                     VERZ
                            CMP #′V
                                            JVERIFY, O PARM - USE (OLD)
0683
     8485
0684 84B7 DO OD
0685 84B9 A5 FE
                             BNE L1ZB
                                            ; ... DO 8 BYTES (LIKE VER 1 PARM)
                             LDA SEE
     84BB 8D 4A A6
                             STA P3L
0686
0687
     84BE
          A5 FF
                             LDA SFF
0688 84C0 8D 4B A6
                             STA P3H
     84C3 4C 9A 85
                             JMP VER1+4
0689
                     L1ZB CMP #$12
                                             #LOAD KIM, ZERO PARM
0690 84C6 C9 12
                             BNE L2ZB
0691 84C8 DO 05
0692 84CA A0 00
                            LDY #O
                                             #MODE = KIM
                    L1J
L2ZB
                             JMP LENTRY
0693 84CC
          4C 78 8C
                                            #GO TO CASSETTE ROUTINE
0694 84CF C9 13
                             CMP #$13
                                             #LOAD HS, ZERO PARM
0695 8401
          DO 04
                             BNE EZPARM
     84D3 A0 80
                              LDY #$80
                                            *MODE = HS
0696
                              BNE L1J
0697 84D5 DO F5
                                            (ALWAYS)
                     EZPARM JMP (URCVEC+1) # ... ELSE UNREC CMD
0698
    8407 6C 6D A6
0699 84DA
                       B1PARM=*
0700 84DA
                       # 1 PARAMETER COMMAND EXEC BLOCKS
0701 84DA
0702
    84DA
0703 84DA C9 44
0704 84DC D0 32
                     DEP1
                                            #DEPOSIT, 1 PARM
                             CMP # 'D
                             BNE MEMI
0705 84DE
          20 A7 82
                             JSR F3SCR
0706 84E1
          20 16 83
                       NEWLN JSR CRLFSZ
                              LDY #O
0707
     84E4 A0 00
0708 84E6
          A2 08
                              LDX #$8
          20 42 83
                       DEPBYT JSR SPACE
0709
     84E8
0710 84EB 20 D9 81
                              JSR INBYTE
0711
     84EE
          BO 11
                              BCS NH41
0712 84F0 91 FE
                             STA ($FE),Y
0713 84F2 D1 FE
0714 84F4 F0 03
                             CMP ($FE),Y
                                            # VERIFY
                            BEQ DEPN
                            JSR OUTQM
                                            FITTE ? IF NG
0715 84F6 20 20 83
0716 84F9 20 B2 82 DEPN JSR INCCMP
```

| LINE | # LOC | CODE | LINE | | |
|----------------------|--------------|-------------------|--------------|------------------------|-----------------------|
| 0717 | 84FC | CA | | ryer v | |
| 0718 | 84FD | DO E9 | | DEX BNE DEPBYT | |
| 0719 | 84FF | FO EO | | BEG NEWLN | |
| 0720 | 8501 | FO OB | NH41 | BEG DEFEC | |
| 0721 | 8503 | C9 20 | 1411-12 | CMP ##20 | #SPACE = FWD |
| 0722 | 8505 | DO 4C | | BNE DEPES | 73) MGE - PWD |
| 0723 | 8507 | 70 F0 | | BVS DEPN | |
| 0724 | 8509 | 20 42 83 | | JSR SPACE | |
| 0725 | 850C | 10 EB | | BPL DEPN | |
| 0726 | 850E | 18 | DEPEC | CLC | |
| 0727 | 850F | 60 | | RTS | |
| 0728 | 8510 | C9 4D | MEM1 | CMP #/M | IMEMORY, 1 PARM |
| 0729 | 8512 | DO 65 | | BNE GO1 | |
| 0730 | 8514 | 20 A7 82 | 1400441 2020 | JSR F3SCR | |
| 0731 0732 | 8517 | 20 16 83 | NEWLUC | JSR CRLFSZ | |
| 0733 | 851A 851D | 20 3A 83 A0 00 | | JSR COMMA | |
| 0734 | 851F | B1 FE | | LDY #0 LDA (\$FE),Y | |
| 0735 | 8521 | 20 D3 81 | | JSR OBCMIN | |
| 0736 | 8524 | BO 11 | | BCS NH42 | |
| 0737 | 8526 | AO OO | | LDY #0 | |
| 0738 | 8528 | 91 FE | | STA (\$FE),Y | |
| 0739 | 852A | Di FE | | CMF (\$FE),Y | JUERIFY MEM |
| 0740 | 852C | FO 03 | | BEG NXTLOC | / V hall de l'Illanti |
| 0741 | 852E | 20 20 83 | | JSR OUTQM | FTYPE ? AND CONTINUE |
| 0742 | 8531 | 20 B2 82 | NXTLOC | | |
| 0743 | 8534 | 18 | | CLC | |
| 0744 | 8535 | 90 EO | | BCC NEWLOC | |
| 0745 | 8537 | FO 3E | NH42 | BEG EXITM1 | |
| 0746 | 8539 | 50 04 | | BAC *+9 | |
| 0747 | 853B | C9 3C | | CMP #/< | |
| 0748 0749 | 853D 853F | FO D8 C9 20 | | BEQ NEWLOC | A 20 Po A 20 Po |
| 0750 | 8541 | | | CMP #\$20 | SPACE ? |
| 0751 | 8543 | FO EE C9 3E | | BEQ NXTLOC | |
| 0752 | 8545 | FO EA | | CMP #/> | |
| 0753 | 8547 | C9 2B | | BEQ NXTLOC | |
| 0754 | 8549 | FO 10 | | BEQ LOCP8 | |
| 0755 | 854B | C9 3C | | CMP #'< | |
| 0756 | 854D | FO 06 | | BEG PRVLOC | |
| 0757 | 854F | C9 2D | | CMP #'- | |
| 0758 | 8551 | FO 16 | | BEQ LOCM8 | |
| 0759 | 8553 | 38 | DEPES | SEC | |
| 0760 | 8554 | 60 | | RTS | |
| 0761 | 8555 | 20 BE 82 | PRVLOC | JSR DECCMP | ∮BACK ONE BYT |
| 0762 | 8558 | 18 | | CLC | |
| 0763 | 8559 | 90 BC | | BCC NEWLOC | |
| 076 4 0765 | 855B | A5 FE | LOCP8 | LDA \$FE | GO FWD 8 BYTES |
| | 855D | 18 | | CLC | |
| 0766 0767 | 855E 8560 | 69 08 | | ADC #\$08 | |
| 0768 | 8562 | 85 FE 90 02 | | STA \$FE | |
| 0769 | 8564 | E6 FF | | BCC M42 | |
| 0770 | 8566 | 18 | M42 | INC \$FF CLC | |
| 0771 | 8567 | 90 AE | 1 1 "Y A" | BCC NEWLOC | |
| | | · * 111 | | roc mewede | |

| LINE | # LOC | | cor | Œ | LINE | | | |
|--------------|--------------|----|----------|---------|----------------|------|-----------------|--|
| 0772 | 8569 | A5 | FE | | LOCMS | | \$FE | ; GO BACKWD 8 BYTES |
| 0773 | 856B | 38 | | | | SEC | | |
| 0774 | 856C | | 08 | | | | #\$08 | |
| 0775 | 856E | | FE | | | STA | | |
| 0776 | 8570 | | 02 | | | BCS | | |
| 0777 | 8572 | | l:. l:. | | 36 A "Y | DEC | 3) I., L. | |
| 0778 | 8574 | 18 | ΑO | | M43 | CLC | NEWLOC | |
| 0779 0780 | 8575 8577 | 18 | HV | | EXITMI | CLC | 14 m M m (2 (2) | |
| 0781 | 8578 | 60 | | | P" \ T 111 T | RTS | | |
| 0782 | 8579 | | 47 | | GO1 | | # ′ G | ; GO, 1 PARM (RIRN ADDR ON STK) |
| 0783 | 857B | | 19 | | C) () .i. | | VER1 | PARM IS ADDR TO GO TO |
| 0784 | 857D | | 40 | 83 | | | CRLF | |
| 0785 | 8580 | | 90 | 88 | | | NACCES | ♦WRITE PROT MONITE RAM |
| 0786 | 8583 | | FF | 107 00. | | | #\$FF | PUSH RETURN ADDR |
| 0787 | 8585 | 9A | • • | | | TXS | | |
| 0788 | 8586 | | 7F | | | | #\$7F | |
| 0789 | 8588 | 48 | • • | | | PHA | | |
| 0790 | 8589 | | FF | | | | #\$FF | |
| 0791 | 858B | 48 | | | | PHA | | |
| 0792 | 858C | AD | 4 B | A6 | | LDA | P3H | |
| 0793 | 858F | 48 | | | | PHA | | |
| 0794 | 8590 | ΑD | 46 | Aó | | L.DA | | |
| 0795 | 8593 | | 08 | 84 | | | NR10 | |
| 0796 | 8596 | C9 | 56 | | VER1 | | # ´ V | ;VERIFY, 1 PARM (8 BYTES, CKSUM) |
| 0797 | 8598 | | 1Α | | | | JUMP 1 | |
| 0798 | 859A | | 4A | | | | F3L | |
| 0799 | 859D | 80 | 4C | A6 | | | P2L | |
| 0800 | 85A0 | 18 | | | | CLC | | |
| 0801 | 1A58 | | 07 | | | | #\$07 | |
| 0802 | 85A3 | | 44 | | | | P3L | |
| 0803 | 85A6 | | 48 | A6 | | | P3H | |
| 0804 | 85A9 | | 410 | MΦ. | | | P2H | |
| 0805 | 85AC | | 00 | λż | | ADC | | |
| 0806 | 85AE | | 48 | | | | P3H VER2+4 | |
| 0807 | 85B1 | | 40 4A | 86 | ILLIMID 1 | | # 'J | JUMP (JUMP TABLE IN SYS RAM) |
| 0808 0809 | 85B4 85B6 | | 1F | | JUMP1 | | L11B | A 70 70 111 A 70 70 111 A 70 1 |
| 0810 | 85B8 | | 40 | 44 | | | P3L | |
| 0811 | 85BB | | 08 | 11346 | | | #\$8 | ; O-7 ONLY VALID |
| 0812 | 85BD | | 26 | | | | JUM2 | |
| 0813 | 85BF | | 90 | 88 | | | NACCES | #WRITE PROT SYS RAM |
| 0814 | 8502 | OA | | | | ASL | | |
| 0815 | 85C3 | A8 | | | | TAY | | |
| 0816 | 85C4 | | FF | | | | #\$FF | FINIT STK FTR |
| 0817 | 85C6 | 9A | | | | TXS | | |
| 0818 | 85C7 | | 7F | | | | #\$7F | PUSH COLD RETURN |
| 0819 | 85C9 | 48 | | | | PHA | | |
| 0820 | 85CA | Α9 | FF | | | LDA | ##FF | |
| 0821 | 85CC | 48 | | | | PHA | | |
| 0822 | 85CD | B9 | 21 | A6 | | LDA | JTABLE+1,Y | GET ADDR FROM TABLE |
| 0823 | 85D0 | 48 | | | | PHA | | FPUSH ON STACK |
| 0824 | 85D1 | | 20 | | | | JTABLE, Y | The state of the state property property and a state property |
| 0825 | 85D4 | | 08 | 84 | | | NR10 | FLOAD UP USER REG'S AND RTI |
| 0826 | 8507 | C9 | 12 | | L11B | CMP | #\$12 | \$LOAD KIM FMT, 1 PARM |

```
LINE # LOC CODE
                      LINE
0827
     8509
          10 14
                           BNE L21B
0828
     85DB
                            LDY #O
                                          #MODE = KIM
          AO 00
                   L11C
          AD 4A A6
0829
     85DD
                           LDA F3L
0830
     85E0
          C9 FF
                     CMF #$FF
                                         ID MUST NOT BE FF
                           BNE *+4
0831
     85E2
          DO 02
0832
     85E4
          38
                            SEC
0833
    85E5
          60
                     JUN2
                          RTS
0834
    85E6
          20 08 82
                           JSR FSHOVE
                                         #FIX PARM FOSITION
                          JSR PSHOVE
0835
          20 08 82 L11D
    85E9
          4C 78 8C
                           JMP LENTRY
0836
     85EC
                          CMP #$13
0837
     85EF
          C9 13
                    L21B
                                          FLOAD TAPE, HS FMT, 1 PARM
                         BNE WFR1B
0838
    85F 1
          DO 04
0839
     85F3
         AO 80
                           LDY #$80
                                          #MODE = HS
0840
                           BNE LIIC -
     85F5
         DO E6
0841
     85F7 C9 57
                    WPRIB CMP #/W
                                         *WRITE PROT USER RAM
0842
    85F9
         DO 1B
                           BNE EIFARM
0843
         AD 4A A6
                                         * FIRST DIG IS 1K ABOVE O,
    85FB
                          LDA P3L
                          AND #$11
0844 85FE
          29 11
                                         * SECOND IS 2K ABOVE O
                                         # THIRD IS 3K ABOVE O.
0845 8600
         C9 08
                           CMP #8
          2A
                          ROL A
    8602
0846
0847
    8603
          4E 4B A6
                          LSR P3H
0848
    8606
          2A
                          ROL A
0849
    8607
                           ASL A
          OA
          29 OF
                          AND ##OF
0850
    8608
                           EOR #$OF
0851
     860A
          49 OF
                                       # ## 10 IS PROTECT
                         STA OR3A
0852 860C
          8D 01 AC
0853 860F
          A9 OF
                          LDA #$OF
0854 8611
          8D 03 AC
                          STA DDR3A
0855 8614 18
0856 8615 60
                           CLC
                           RTS
     8616 4C 27 88 E1PARM JMF CALC3
0857
0858 8619
                    B2PARM=*
0859 8619

    PARAMETER EXEC BLOCKS

0860 8619
0861
    8619
                    STD2 CMP #$10 FSTORE DOUBLE BYTE
0862 8619 C9 10
                    BNE MEM2
0863
    8618
         DO 12
          20 A7 82
                         JSR P3SCR
LDA P2H
LDY #1
0864
     8610
0865
     8620
          AD AD A6
0866
     8623
          AO 01
          91 FE
0867
     8625
                       STA ($FE),Y
8880
    8627
                      DEY
LDA P2L
          88
0869
    8628
          AD 40 A6
    862B 91 FE STA ($FE),Y
0870
0871
    862D
          18
                           CLC
                   RTS
MEM2 CMP
          60 -
0872
     862E
          C9 40
                           CMP #'M
0873
     862F
                                         *CONTINUE MEM SEARCH W/OLD PTR
                   BNE VER2
LDA P2L
0874
    8631
          DO 09
          AD 4C A6
0875
    8633
0876
     8636
          8D 4E A6
                          STA P1L
          4C 08 88
0877
     8639
                           JMP MEM3C
0878
     863C /C9 56
                    VER2 CMP #/V
                                         ** FVERIFY MEM W/CHKSUMS * 2 PARM
     863E
                     BNE L12B
0879
          DO 48
                          JSR P2SCR
0880
     8640
          20 9C 82
0881
          20 2E 83
     8643
                          JSR ZERCK
```

| LINE | # L.OC | CC | DE | LINE | | | | | | | |
|------|--------|-----------|---------|---------------|---------|--------------------|----------------|----------------|-----------|------------|------|
| 0882 | 8646 | 20 16 | | VADDR | ICP | CRLFSZ | | | | | |
| 0883 | 8649 | A2 08 | | V 112.2.11 | LDX | | | | | | |
| 0884 | 864B | 20 42 | | V2 | | SPACE | | | | | |
| 0885 | 864E | AO OO | | V A | LDY | | | | | | |
| 0886 | 8650 | B1 FE | | | | (\$FE),Y | | | | | |
| 0887 | 8652 | 20 DE | | | | CHKSAD | | | | | |
| 0888 | 8655 | 20 FA | | | | OUTBYT | | | | | |
| 0889 | 8658 | 20 B2 | | | | INCOMP | | | | | |
| 0890 | 865B | 70 10 | | | BVS | | | | | | |
| 0891 | 865D | FO 02 | | | | *+4 | | | | | |
| 0892 | 865F | BO 00 | | | BCS | | | | | | |
| 0893 | 8661 | CA | | | DEX | | | | | | |
| 0894 | 8662 | DO EX | 7 | | BNE | V2 | | | | | |
| 0895 | 8664 | 20 25 | | VOCK | | OCMCK | | | | | |
| 0896 | 8667 | 20 8 | | | | INSTAT | | | | | |
| 0897 | 866A | 90 DA | | | | VADDR | | | | | |
| 0898 | 866C | 60 | • | | RTS | V 1 7 M 1 M 7 V | | | | | |
| 0879 | 866D | 20 BE | 82 | V1 | | DECCMP | | | | | |
| 0900 | 8670 | E0 08 | | V | CPX | | | | | | |
| 0901 | 8672 | FO 03 | | | | * + 5 | | | | | |
| 0902 | 8674 | E8 | | | INX | | | | | | |
| 0903 | 8675 | 10 F | 4 | | BPL | Ui | | | | | |
| 0904 | 8677 | 20 25 | | | | OCMCK | | | | | |
| 0905 | 867A | 20 41 | | | | CRLF | | | | | |
| 0906 | 867D | 20 42 | | | *** | SPACE | | | | | |
| 0907 | 8680 | AE 37 | | | | SCR7 | | | | | |
| 0908 | 8683 | 20 F4 | | | | OUTXAH | | | | | |
| 0909 | 8686 | 18 | 1 10000 | | CLC | | | | | | |
| 0910 | 8687 | 60 | | | RTS | | | | | | |
| 0911 | 8688 | C9 12 | , | L12B | | #\$12 | \$1.0 <i>6</i> | AD KIM F | MT TAPE | y 2 Pr | ARMS |
| 0912 | 868A | 00 00 | | to it on a | | SF2B | | | | | |
| 0913 | 8680 | AD 40 | | L12C | | P2L | | | | | |
| 0914 | 868F | C9 FF | | has do No Ver | | #\$FF | a T Ti | MUST BE | : Ener | | |
| 0915 | 8691 | DO F4 | | | | L12B-1 | PERF | | | | |
| 0916 | 8693 | AO 00 | | | LDY | | |)E = HS | | | , a |
| 0917 | 8695 | 4C E9 | | | | L11D | 71102 | | | | 3 |
| 0918 | 8698 | C9 10 | | SP2B | | #\$1C | 1 C A I | JE PAPER | TAPE. | 2 PARI | 40 |
| 0919 | 869A | DO 75 | | COT ALL ALT | | E2PARM | 7 (.711) | Y I 1 1"11 I1" | 1 (11 1) | Z. 7 F1131 | |
| 0920 | 869C | 18 | ., | | CLC | In Ant Pilett | | | | | |
| 0921 | 869D | 20 88 | 3 81 | | | SAVER | | | | | |
| 0922 | 86A0 | 20 90 | | | | P2SCR | | | | | Å. |
| 0923 | 86A3 | 20 F | | SP2C | | DIFFZ | | | | | |
| 0924 | 8686 | BO O | | ur. m. ur | | SP2D | | | | 190 | |
| 0925 | 86A8 | 4C C | | SPEXIT | | RESALL | | | | | |
| 0926 | 86AB | 20 41 | | SF2D | | CRLF | | | | . ~ | |
| 0927 | 86AE | CD 58 | | 147 86 60 | | MAXRC | | | | | |
| 0928 | 86B1 | 90 0 | | | | SP2E | | | | | |
| 0929 | 86B3 | AD 58 | | | | MAXRC | | | | | |
| 0930 | 86B6 | BO 02 | | | | SP2F | | | | | |
| 0931 | 86B8 | 69 0: | | SP2E | ADC | | | | | | |
| 0932 | 86BA | 8D 31 | | SF2F | STA | | | | | | |
| 0933 | 86BD | A9 31 | | WI ALI | | #\$3B | | | | | |
| 0934 | 86BF | 20 47 | | | | OUTCHR | | | | | |
| 0935 | 86C2 | AD 31 | | | LDA | | | | | | |
| 0936 | 86C5 | 20 F | | | | SUBYTE | | | | | |
| 0/00 | 0000 | #. V 1" * | | | W. 1717 | 307 7 Act 1 1 Inc. | | | | | |

```
LINE # LOC
           CODE
                          LINE
0937
      8608
            A5 FF
                                 LDA SEF
                                 JSR SVBYTE
0938
            20 F4 86
      86CA
0939
      8600
            A5 FE
                                 LDA SFE
0940
      86CF
            20 F4 86
                                 JSR SVBYTE
0941
            AO 00
                         MORED2 LDY #$00
      8602
0942
      8604
            B1 FE
                                 LDA ($FE),Y
            20 F4 86
0943
                                 JSR SVBYTE
      8606
                                                  STOP IF KEY DEPRESSED
0944
            20 86 83
                                 JSR INSTAT
      8609
                                 BCS SPEXIT
0945
      8600
            BO CA
                                 JSR INCOMP
0946
      86DE
            20 82 82
0947
      86E1
            70 C5
                                BVS SPEXIT
0948
                                DEC RC
      86E3
            CE 3D A6
0949
                                BNE MORED2
      86E6
            DO EA
                                 LDX SCR7
0950
      84E8
            AE 37 A6
0951
                                 LDA SCR6
      86EB
            AD 36 A6
0952
      86EE
            20 F4 82
                                 JSR OUTXAH
0953
      86F1
            18
                                 CLC
                                 BCC SF2C
0954
      86F2
            90 AF
0955
      86F4
            20 DD 82
                         SVBYTE JSR CHKSAD
0956
      86F7
            4C FA 82
                                 JMP OUTBYT
0957
      86FA
            20 2E 83
                         DIFFZ
                                 JSR ZERCK
0958
      86FD
            AD 4A A6
                         DIFFL
                                 LDA P3L
0959
      8700
                                 SEC
            38
                                 SBC $FE
0960
      8701
            E5 FE
0961
      8703
            48
                                 PHA
0962
      8704
            AD 4B A6
                                 LDA P3H
0963
      8707
            E5 FF
                                 SBC $FF
0964
      8709
            FO 04
                                 BEQ DIFF1
0965
      870B
            68
                                 FLA
0966
            A9 FF
      870C
                                 LDA #$FF
0967
      870E
            60
                                 RTS
0968
      870F
            68
                         DIFF1
                                 PLA
0969
      8710
                         DIFFL2 RTS
            60
0970
           40 27 88
                                                #MAY BE CALC OR EXEC
      8711
                         E2PARM JMP CALC3
0971
      8714
                         B3PARM=*
0972
      8714
0973
                         # 3 PARAMETER COMMAND EXECUTE BLOCKS
      8714
0974
      8714
                               CMP #/F
0975
      8714
            C9 46
                         FILL3
                                                  FILL MEM
0976
            DO 21
                                 BNE BLK3
      8716
0977
      8718
            .20 9C 82
                                 JSR P2SCR
0978
      871B
            A9 00
                                 LDA #0
0979
                                 STA ERCNT
                                                 #ZERO ERROR COUNT
      871D
            8D 52 A6
0980
      8720
            AD 4E A6
                                 LDA P1L
0981
                         F 1
                                 LDY #0
      8723
            A0 00
0982
      8725
            91 FE
                                 STA ($FE),Y
0983
            D1 FE
                                 CMP ($FE),Y
      8727
                                                  *VERIFY
0984
      8729
            FO 03
                                 BEQ F3
0985
      872B
            20 C1 87
                                 JSR BRTT
                                                  FINC ERCNT (UP TO FF)
0986
      872E
            20 B2 82
                                 JSR INCOMP
                         F 3
            70 70
                                 BVS B1
0987
      8731
0988
      8733
            FO EE
                                 BEQ F1
0989
      8735
            90 EC
                                 BCC F1
0990
      8737
            BO 76
                         F2
                                 BCS B1
                                                  (ALWAYS)
0991
      8739
            C9 42
                        BLK3
                                 CMP #/B
                                                  #BLOCK MOVE (OVERLAP OK)
```

| LINE | # LOC | CODE | LINE | | |
|--------------|--------------|----------------------|------|---------------------|--|
| 0992 | 873B | FO 03 |) | BEQ *+5 | |
| 0993 | 873D | 4C CD 87 | , | JMP S13B | |
| 0994 | 8740 | A9 00 | | _DA #0 | |
| 0995 | 8742 | 8D 52 A6 | 5 | STA ERCNT | |
| 0996 | 8745 | 20 9C 82 | | JSR P2SCR | |
| 0997 | 8748 | AD 4E A6 | Į. | DA PIL | |
| 0998 | 874B | 85 FC | | STA \$FC | |
| 0999 | 8740 | AD 4F A6 | | .DA P1H | |
| 1000 | 8750 | 85 FD | | STA \$FD | |
| 1001 | 8752 | C5 FF | | CMP #FF | #WHICH DIRECTION TO MOVE? |
| 1002 | 8754 | DO 06 | | 3NE *+8 | |
| 1003 | 8756 | A5 FC C5 FE | | DA SEC | |
| 1004 1005 | 8758 875A | FO 53 | | OMP \$FE BEQ B1 | * 4 / YET TO TO TO THE TERM OF |
| 1005 | 875C | BO 14 | | SCS B2 | \$16 BITS EQUAL THEN FINISHED |
| 1007 | 875E | 20 B7 87 | | JSR BMOVE | #MOVE DECING |
| 1008 | 8761 | E6 FC | | INC SFC | ∌MOVE INC'NG |
| 1009 | 8763 | DO 02 | | 3NE *+4 | |
| 1010 | 8765 | E6 FD | | NC \$FD | |
| 1011 | 8767 | 20 B2 82 | | JSR INCOMP | |
| 1012 | 876A | 70 43 | | SVS B1 | |
| 1013 | 876C | FO FO | | BEQ BLP | |
| 1014 | 876E | 90 EE | | CC BLP | |
| 1015 | 8770 | BO 3D | | CS BI | |
| 1016 | 8772 | A5 FC | | DA \$FC | #CALC VALS FOR MOVE DEC'NG |
| 1017 | 8774 | 18 | | CLC | A SECTION OF THE SECT |
| 1018 | 8775 | 6D 4A A6 | | DC F3L | |
| 1019 | 8778 | 85 FC | | STA SEC | |
| 1020 | 877A | A5 FD | L. | .DA \$FD | × |
| 1021 | 877C | 6D 4B A6 | ۴ | NDC F3H | |
| 1022 | 877F | 85 FD | (:: | STA \$FD | |
| 1023 | 8781 | 38 | 9 | SEC | |
| 1024 | 8782 | A5 FC | | .DA \$FC | |
| 1025 | 8784 | E5 FE | | BC SFE | |
| 1026 | 8786 | 85 FC | | STA SFC | |
| 1027 | 8788 | A5 FD | | DA SFD | |
| 1028 | 878A | E5 FF | | BC SFF | |
| 1029 | 878C | 85 FD | | TA \$FD | |
| 1030 | 878E | 20 A7 82 | | SR P3SCR | |
| 1031 | 8791 | AD 4C A6 | | DA P2L | |
| 1032 1033 | 8794 8797 | 8D 4A A6 | | TA P3L | |
| 1034 | 879A | AD 4D A6 | | DA P2H | |
| 1035 | 879D | 8D 4B A6 20 B7 87 | | TA P3H ISR BMOVE | a Martin - mercy vito |
| 1036 | 87A0 | A5 FC | | DA SFC | #MOVE DEC'NG |
| 1037 | 87A2 | DO 02 | | NE *+4 | |
| 1038 | 87A4 | C6 FD | | EC \$FD | |
| 1039 | 87A6 | C6 FC | | EC \$FC | |
| 1040 | 87A8 | 20 BE 82 | | SR DECCMP | |
| 1041 | 87AB | 70 02 | | VS B1 | |
| 1042 | 87AD | BO EE | | CS BLP1 | |
| 1043 | 87AF | AD 52 A6 | | DA ERCNT | FINISHED, TEST ERCHT |
| 1044 | 8782 | 38 | | EC | |
| 1045 | 87B3 | DO 01 | | NE *+3 | |
| 1046 | 87B5 | 18 | С | LC | |
| | | | | | |

| LINE | # LOC | CO | OE | LINE | | | |
|--------------|--------------|----------------|-------|------------------|-----|-----------------|--|
| 1047 | 87B6 | 60 | | | RTS | | |
| 1048 | 87B7 | AO 00 | | BMOVE | LDY | #0 | ;MOVE 1 BYT + VER |
| 1049 | 8789 | B1 FE | | | LDA | (\$FE),Y | |
| 1050 | 87BB | 91 FC | | | | (\$FC) yY | |
| 1051 | 87BD | D1 FC | | | | (\$FC),Y | |
| 1052 | 87BF | FO OB | | W. Pr. W. W. | | BRT | ATSIC COCKET TOXIT DACCO CO |
| 1053 | 8701 | CO FF | A6 | BRTT | | ERCNT #\$FF | FINC ERCNT, DONT PASS FF |
| 1054 1055 | 87C4 87C6 | FO 04 | | | | *+6 | |
| 1056 | 8708 | C8 | | | INY | ጥነω | |
| 1057 | 8709 | 8C 52 | Δ.Α. | | | ERCNT | |
| 1058 | 87CC | 60 | nu | BRT | RTS | m. 115/211 | |
| 1059 | 87CD | C9 1D | | S13B | | #\$1D | #SAVE KIM FMT TAPE, 3 PARMS |
| 1060 | 87CF | DO 15 | | ar in wr m | | S23B | |
| 1061 | 87D1 | A0 00 | | | | #\$() | #MODE = KIM |
| 1062 | 8703 | AD 4E | A6 | S13C | LDA | F11. | |
| 1063 | 8706 | DO 02 | | | BNE | F1L. *+4 | FID MUST NOT = 0 |
| 1064 | 8708 | 38 | | | SEC | | |
| 1065 | 8709 | 60 | | | RTS | | |
| 1066 | 87DA | C9 FF | | | | | FID MUST NOT = FF |
| 1067 | 87DC | DO 02 | | | | *+4 | |
| 1068 | 87DE | 38 | | SING | SEC | | |
| 1069 | 87DF | 60 | es es | | RTS | T 3.1 (5) E5 TY | ALLOST TANY ATTONIO L. 4 |
| 1070 | 87E0 | 20 93 | | | | INCP3 | JUSE END ADDR + 1 |
| 1071 | 87E3 | 4C 87 | 8E. | (*) (*) *** *** | | SENTRY | SAVE HS FMT TAPE, 3 PARMS |
| 1072 | 87E6 | C9 1E | | S23B | | #\$1E L23P | ADMAE LIQ LILL LHLEA Q LHKUO |
| 1073 | 87E8 | DO 04 AO 80 | | | | #\$80 | #MODE = HS |
| 1074 1075 | 87EA 87EC | 00 E5 | | | | \$13C | (ALWAYS) |
| 1076 | 87EE | C9 13 | | L23P | | #\$13 | FLOAD HS, 3 PARMS |
| 1077 | 87F0 | DO OF | | h & s./ I | | MEM3 | FEDRO HOF O LINNS |
| 1078 | 87F2 | AD 4E | | | | F1L | |
| 1079 | 87F5 | C9 FF | | | | #\$FF | FID MUST BE FF |
| 1080 | 87F7 | DO E5 | | | | SING | FERR RETURN |
| 1081 | 87F9 | 20 93 | 82 | | JSR | INCP3 | JUSE END ADDR + 1 |
| 1082 | 87FC | AO 80 | | | LDY | #\$80 | *MODE = HS |
| 1083 | 87FE | 4C 78 | 8C | | | LENTRY | |
| 1084 | 8801 | C9 4D | | MEM3 | | ‡′ M | #MEM 3 SEARCH - BYTE |
| 1085 | 8803 | DO 22 | | | | CALC3 | |
| 1086 | 8805 | 20 9C | | | | P2SCR | |
| 1087 | 8808 | AD 4E | | MEM3C | | FiL | |
| 1088 | 880B | AO 00 | | | LDY | | |
| 1089 | 8800 | D1 FE | | | | (\$FE),Y | |
| 1090 | 880F | FO OB | | | | MEM3E | FOUND SEARCH BYTE? |
| 1091 | 8811 | | 82 | MEM3D | | INCOMP | NO, INC BUFFER ADDR |
| 1092 | 8814 | 70 04 | | | | MEM3EX | FWRAF AROUND? |
| 1093 | 8816 | FO FO | | | | MEM3C | |
| 1094 1095 | 8818 881A | 90 EE 18 | | мемзех | | MEM3C | |
| 1095 | 881B | 10 | | HEHDEA | RTS | | SEARCHED TO BOUND |
| 1097 | 881C | | 85 | MEM3E | | NEWLOC | FOUND SEARCH BYTE |
| 1078 | 881F | 90 05 | W 1.7 | t that I had bee | | MEM3F | The second Substitute States of the States o |
| 1099 | 8821 | C9 47 | | | | # ′ G | FENTERED G? |
| 1100 | 8823 | FO EC | | | | MEM3D | |
| 1101 | 8825 | 38 | | | SEC | | , |
| | | | | | | | |

```
LINE # LOC CODE LINE
1102 8826 60 MEM3F RTS
1103 8827 C9 43 CALC3 CMP #*C CLACULATE, 1, 2 OR 3 PARMS
1104 8829 D0 26 BNE EXE3 FRESULT = P1+P2-P3
                                    BNE EXE3 PRESULT = P1+P2-P3
1104 8829 D0 26 DRE LALG
1105 882B 20 4D 83 C1 JSR CRLF
IGE SPACE
                                            JSR SPACE
1106 882E 20 42 83
1107 8831 18
                                             CLC
                                      CLC
LDA P1L
ADC P2L
TAY
LDA P1H
ADC P2H
1108 8832 AD 4E A6
1109 8835 6D 4C A6
1110 8838 A8
1111 8839 AD 4F A6
1112 883C 6D 4D A6
1113 883F AA
                                            TAX
1114 8840 38
1115 8841 98
                                            SEC
                                            TYA
1116 8842 ED 4A A6
1117 8845 A8
1118 8846 8A
1119 8847 ED 4B A6
1120 884A AA
1121 884B 98
                                           SBC P3L
TAY
TXA
                                        SBC P3H
                                           TYA
JSR OUTXAH (
1122 884C 20 F4 82
#EXECUTE FROM RAM, 1-3 PARMS
1126 8853 DO 57 BNE E3PARM

1127 8855 ; SEE IF VECTOR ALREADY MOVED

1128 8855 AD 62 A6 LDA INVEC+2 ; INVEC MOVED TO SCRA, SCRI

1129 8858 ; HI BYTE OF EXEVEC MUST BE DIFFERENT FROM INVEC

1130 8858 CD 73 A6 CMP EXEVEC+1 ; $FA, $FB USED AS RAM PTR
                                             LDA INVEC+2 #INVEC MOVED TO SCRA, SCRB
1131 885B FO 15
1132 885D 8D 3B A6
1133 8860 AD 61 A6
1134 8863 8D 3A A6
                                             BEQ PTRIN
                                     STA SCRA+1 ;SAVE INVEC IN SCRA,B
LDA INVEC+1
STA SCRA
1135 8866 AD 72 A6 LDA EXEVEC

1136 8869 8D 61 A6 STA INVEC+1

1137 886C AD 73 A6 LDA EXEVEC+1

1138 886F 8D 62 A6 STA INVEC+2

1139 8872 AD 48 A6 FTRIN LDA P3H

1140 8875 85 FB STA $FB
                                                                    FUT ADDR OF RIN IN INVEC
                                                                   FINIT RAM PTR IN $FA, $FB
                                     LDA P3L
1141 8877 AD 4A A6
1142 887A 85 FA
                                            STA $FA
                                            CLC
1143 887C 18
                               1144 887D 60 RTS
1145 887E 20 88 81 RIN JSR SAVER
1146 8881 A0 00 LDY #$0
1147 8883 B1 FA
1148 8885 F0 12
1149 8887 E6 FA
1150 8889 D0 02
1151 8888 E6 FB
                                            INC $FB
BIT TECHO
BPL *+5
1152 888D 2C 53 A6
1153 8890 10 03
                                                                    #ECHO CHARS IN ?
1154 8892 20 47 8A JSR OUTCHR
1155 8895 18
                                            CLC
1156 8896 4C B8 81
                                          JMP RESXAF
```

```
LINE # LOC
            CODE
                          LINE
1157
     8899
            AD 3A A6
                         RESTIV LDA SCRA
                                                 *RESTORE INVEC
1158
                                 STA INVEC+1
      8890
            8D 61 A6
1159
      889F
            AD 3B A6
                                 LDA SCRAFI
1160
      8882
            8D 62 A6
                                 STA INVEC+2
1161
      88A5
            18
                                 CLC
1162
      88A6
            20 1B 8A
                                 JSR INCHR
1163
      88A9
            4C B8 81
                                 JMP RESXAF
1164
                         E3PARM JMP (URCVEC+1) :... ELSE UNREC CMD
      88AC
            60 6D A6
1.1.65
      88AF
                         $ ***
1166
      SSAF
                         *** HEX KEYBOARD I/O
                         9 ***
1167
      88AF
1168
      88AF
            20 88 81
                         GETKEY JSR SAVER
                                                 #FIND KEY
1169
      88B2
            20 CF 88
                                 JSR GK
1170
     8885
            09 FE
                                 CMP ##FE
1171
            DO 13
                                 BNE EXITGK
      8887
1172
            20 CF 88
                                 JSR GK
      8889
1173
      88BC
                                 TXA
            88
1174
      8880
            OA
                                 ASL A
1175
      88BE
            OA
                                ASL A
1176
      88BF
            0A
                                ASL A
1177
      8800
            OA
                                ASL A
1178
     88C1
            8D 3E A6
                                 STA SCRE
1179
                                 JSR GK
      8804
            20 CF 88
1180
      8807
            84
                                 TXA
1181
                                 CLC
      8808
            18
1182
      8809
            6D 3E A6
                                 ADC SCRE
1183
      88CC
            4C B8 81
                         EXITOR JMP RESXAF
1184
      88CF
            A9 00
                         GK
                                 LDA #0
                                 STA KSHFL
1185
      8801
            8D 55 A6
1186
      8804
            20 03 89
                         GK1
                                 JSR IJSCNV
                                                 #SCAN KB
                                 BEQ GK1
1187
      8807
            FO FB
1188
      8809
            20 20 89
                                 JSR LRNKEY
                                                 FWHAT KEY IS IT?
            FO F6
1189
      88DC
                                 BEQ GK1
1190
      88DE
            48
                                 PHA
1191
      88DF
                                 TXA
            84
1192
      88E0
            48
                                 PHA
            20 72 89
                                 JSR BEEP
1193
      88E1
                         GK2
                                 JSR KEYQ
1194
      88E4
            20 23 89
1195
      88E7
            DO FB
                                 BNE GK2
                                               #Z=O IF KEY DOWN
1196
      88E9
            20 9B 89
                                 JSR NOBEEP
                                                #DELAY (DEBOUNCE) W/O BEEP
1197
                                 JSR KEYQ
      88EC
            20 23 89
1198
     88EF
            DO F3
                                 BNE GK2
1199
      88F1
                                 PLA
            68
1200
      88F2
            AA
                                 TAX
1201
      88F3
            68
                                 PLA
1202
                                CMP #$FF
      88F4
            C9 FF
                                              FIF SHIFT, SET FLAG + GET NEXT KEY
1203
      88F6
            DO 07
                                 BNE EXITG
1204
      88F8
            A9 19
                                 LDA #$19
1205
      88FA
            8D 55 A6
                                 STA KSHFL
1206
      88FD
                                 BNE GK1
            DO D5
1207
      88FF
            60
                         EXITG
                                 RTS
                                 JSR OUTDSP
1208
      8900
            20 C1 89
                         HDOUT
                                                 JCHAR OUT, SCAN KB
            6C 70 A6
1209
      8903
                         IJSCNV JMP (SCNVEC+1)
1210
      8906
            A9 09
                         SCAND
                                                  #SCAN DISPLAY FROM DISBUF
                                LDA #$9
1211
      8908
            20 A5 89
                                 JSR CONFIG
```

| LINE | # LOC | | cor | Œ | LINE | | | | | | | | |
|------|-------|-----|------|----|--------|------|----------|--------|--------|----------|------|--------------|-----|
| 1212 | 890B | A2 | 05 | | | L.DX | #5 | | | | | | |
| 1213 | 890D | | 00 | | SCI | LDY | | | | | | | |
| 1214 | 890F | | 40 | A6 | | | DISBUF,X | | | | | | |
| 1215 | 8912 | | 00 | | | | PADA | | | | | | |
| 1216 | 8915 | | 02 | | | | PBDA | | | | | | |
| 1217 | 8918 | | 00 | | | | PADA | | | | | | |
| 1218 | 8918 | | 10 | | | | #\$10 | | | | | | |
| 1219 | 8910 | 88 | | | SC2 | DEY | | | | | | | |
| 1220 | 891E | | E. D | | | BNE | SC2 | | | | | • | |
| 1221 | 8920 | CA | | | | DEX | | | | | | | |
| 1222 | 8921 | | EΑ | | | BPL. | SC1 | | | | | | |
| 1223 | 8923 | | Α3 | 89 | KEYQ | | KSCONF | # KEY | DOWN | ? CYES | THE | N Z= | ()) |
| 1224 | 8926 | | 00 | | | LDA | PADA | | | | | | |
| 1225 | 8929 | 49 | 7F | | | EOR | #\$7F | | | | | | |
| 1226 | 8928 | 60 | | | | RTS | | | | | | | |
| 1227 | 8920 | 29 | 3F | | LRNKEY | AND | #\$3F | # DETE | RMINE | WHAT KE | E YE | s Do | WN |
| 1228 | 892E | | 3F | A6 | | STA | SCRF | | | | | | |
| 1229 | 8931 | A9 | 05 | | | LDA | #\$05 | | | | | | |
| 1230 | 8933 | 20 | A5 | 89 | | JSR | CONFIG | | | | | | |
| 1231 | 8936 | ΑĐ | 02 | A4 | | L.DA | PBDA | | | | | | |
| 1232 | 8939 | 29 | 07 | | | AND | #\$07 | | | | | | |
| 1233 | 893B | 49 | 07 | | | EOR | #\$07 | | | | | | |
| 1234 | 8930 | DO | 05 | | | BNE | LK1 | | | | | | |
| 1235 | 893F | 20 | 00 | A4 | | BIT | PADA | | | | | | |
| 1236 | 8942 | 30 | 1.6 | | | BMI | NOKEY | | | | | | |
| 1237 | 8944 | 0.9 | 04 | | LK1 | CMP | #\$()4 | | | | | | |
| 1238 | 8946 | 90 | 02 | | | BCC | LK2 | | | | | | |
| 1239 | 8948 | A9 | 03 | | | LDA | #\$03 | | | | | | |
| 1240 | 894A | 0A | | | LK2 | ASL | Α | | | | | | |
| 1241 | 894B | OA. | | | | ASL. | A | | | | | | |
| 1242 | 894C | OA | | | | ASL. | A | | | | | | |
| 1243 | 8940 | OA | | | | ASL. | A | | | | | | |
| 1244 | 894E | 0A | | | | ASL. | A | | | | | | |
| 1245 | 894F | OA | | | | ASL | A | | | | | | |
| 1246 | 8950 | 18 | | | | CLC | | | | | | | |
| 1247 | 8951 | 6D | 3F | Α6 | | ADC | SCRF | | | | | | |
| 1248 | 8954 | A2 | 19 | | | L.DX | #\$19 | | | | | | |
| 1249 | 8956 | pp | D6 | 88 | LK3 | CMP | SYMyX | | | | | | |
| 1250 | 8959 | FO | 05 | | | BEQ | FOUND | | | | | | |
| 1251 | 895B | CA | | | | DEX | | | | | | | |
| 1252 | 895C | 10 | F8 | | | BPL | LK3 | | | | | | |
| 1253 | 895E | E8 | | | NOKEY | XMI | | | | | | | |
| 1254 | 895F | 60 | | | | RTS | | | | | | | |
| 1255 | 8960 | 8A | | | FOUND | TXA | | | | | | | |
| 1256 | 8961 | 18 | | | | CLC | | | | | | | |
| 1257 | 8962 | 6D | 55 | A6 | | ADC | KSHFL | | | | | | |
| 1258 | 8965 | AA | | | | TAX | | | | | | | |
| 1259 | 8966 | BD | E.F | 88 | | LDA | ASCII,X | | | | | | |
| 1260 | 8969 | 60 | | | | RTS | | | | | | | |
| 1261 | 896A | | 23 | 89 | KYSTAT | | KEYQ | ¢KEY I | DOWN? | RETURN | ΙN | CARR | Υ |
| 1262 | 8960 | 18 | | | | CLC | | | | | | | |
| 1263 | 896E | FΟ | 01 | | | | *+3 | | | | | | |
| 1264 | 8970 | 38 | | | | SEC | | | | | | | |
| 1265 | 8971 | 60 | | | | RTS | | | | | | 117 . | |
| 1266 | 8972 | 20 | 88 | 81 | BEEP | JSR | SAVER |) DELA | A (BOr | JNCE) W/ | BEE | F' | |

| LINE | # LOC | | CO | DE | LINE | | | |
|--------------|--------------|--------------|-----|---------|----------------------------|--------|-----------------|--|
| 1267 | 8975 | AΘ | Qυ | | весерз | LDA | #\$OD | |
| 1268 | 8977 | 20 | A5 | 89 | BEEPP5 | JSR | CONFIG | |
| 1269 | 897A | | 40 | | | LDX | #\$40 | DURATION CONSTANT |
| 1270 | 8970 | | 08 | | BE1 | LDA | | |
| 1271 | 897E | | 0.2 | Α4 | | | PBDA | |
| 1272 | 8981 | | 95 | 89 | | | BE2 | |
| 1273 | 8984 | | 0.6 | | | LDA | | |
| 1274 1275 | 8986 8989 | | 02 | A4 | | | PBDA BE2 | |
| 1276 | 898C | CA | 95 | 0.7 | | DEX | DELE | |
| 1277 | 898D | | ED | | | | BE1 | |
| 1278 | 898F | | A3 | 89 | | | KSCONF | |
| 1279 | 8992 | | 04 | 81 | | | RESALL | |
| 1280 | 8995 | ΑÖ | | | BE2 | | #\$28 | |
| 1281 | 8997 | 88 | | | BE3 | DEY | | |
| 1282 | 8998 | DO | ED | | | BNE | BE3 | |
| 1283 | 899A | 60 | | | | RTS | | |
| 1284 | 899B | | 88 | 81 | NOBEEP | | SAVER | DELAY W/O BEEP |
| 1285 | 899E | Α9 | | | | | 非多〇1 | |
| 1286 | 89A0 | | 77 | 89 | | | BEEPP5 | |
| 1287 | 89A3 | A9 | | en a | KSCONF | | | CONFIGURE FOR KEYBOARD |
| 1288 | 89A5 | | 88 | 81 | CONFIG | | | CONFIGURE I/O FROM TABLE VAL |
| 1289 1290 | 89A8 89AA | AO | 01. | | | | #\$01 | |
| 1291 | 89AB | AA pn | C8 | op | C 0 M 1 | TAX | VALSP2,X | |
| 1292 | 89AE | | 02 | A4 | CON1 | | PBDA,Y | |
| 1293 | 89B1 | | 08 | | | | VALSIX | |
| 1294 | 8984 | | 00 | | | | PADA,Y | |
| 1295 | 8987 | ĈA | W W | | | DEX | 7 112-117 | |
| 1296 | 89B8 | 88 | | | | DEY | | |
| 1297 | 8989 | 10 | FO | | | BPL | CON1 | |
| 1298 | 89BB | | C4 | 81 | | | RESALL | |
| 1299 | 89BE | 20 | ΑF | 88 | HKEY | | GETKEY | GET KEY FROM KB AND ECHO ON KB |
| 1300 | 89C1 | 20 | | 81 | OUTDSP | | SAVER | \$DISPLAY OUT |
| 1301 | 8904 | 29 | | | | | 非事プド | |
| 1302 | 8906 | C9 | | | | | #\$07 | |
| 1303 | 8908 | DO | | 215.215 | | | NBELL | |
| 1304 1305 | 89CA | 40 | | 89 | \$175F"1 f | | BEEPP3 | A 15-1-175-1-8 - 15-3-155 (5) - 25-5-5-5-5-5-5-5-5-5-5-5-5-5-5-5-5-5- |
| 1303 | 89CD 89D0 | 20 09 | | 8A | NBELL | | TEXT #\$2C | #PUSH INTO SCOPE BUFFER #SINGLE QUOTE? |
| 1307 | 89D2 | po | | | | | 0UD1 | Aprikar goote: |
| 1308 | 89D4 | ΑD | | Αó | | | RDIG | |
| 1309 | 8907 | 09 | | 1110 | | | #\$80 | |
| 1310 | 8909 | 80 | | A6 | | | RDIG | |
| 1311 | 89DC | DO | 25 | | | BNE | EXITOD | |
| 1312 | 89DE | A2 | 3A | | 0001 | LDX | #\$3A | |
| 1313 | | \mathbf{p} | | 88 | 0002 | | ASCIM1*X | |
| 1314 | 89E3 | FO | 05 | | | | GETSGS | |
| 1315 | 89E5 | CA | | | | DEX | | |
| 1316 | 89E6 | DO | | | | | OUD2 | |
| 1317 | 89E8 | FO | | 00 | had here after had had not | | EXITOD | A programmy on program, programmy programme and annihology of and a second |
| 1318 1319 | 89EA | | 28 | ,au | UE 1505 | | SEGSM1,X | GET CORR SEG CODE FROM TABLE |
| 1320 | 89ED 89EF | C9 FO | | | | | #\$FO EXITOD | |
| 1321 | 89F1 | A2 | | | | LDX | | |
| w | W Z L J. | FT Air | VV | | | ™ Y. \ | Tr V | |

.....PAGE 0025

| LINE | # LOC | cc | DE | LINE | | | |
|------------------------------|------------------------------|----------------------------------|-------------------|------------------|--------------------------|---------------------------------------|---|
| 1322 1323 1324 | 89F3 89F4 89F7 | 48 BD 41 9D 40 | | sauo | STA | DISBUF+1,X | SHOVE DOWN DISPLAY BUFFER |
| 1325 1326 1327 1328 | 89FA 89FB 89FD 89FF | E8 E0 05 D0 F5 | | | TNX CPX BNE PLA | #5 0UD3 | |
| 1329 1330 1331 | 8A00 8A03 8A06 | 8D 45 4C C4 48 | | EXITOD TEXT | STA | RDIG RESALL | €UPDATE SCOPE BUFFER |
| 1332 1333 1334 1335 | 8A07 8A08 8A09 8A0B | |) A6 | TXTMOV | PHA | #\$1E SCPBUF,X | |
| 1336 1337 1338 1339 | 8A0E 8A11 8A12 8A14 | 9D 01 CA 10 F7 68 | | | DEX | SCFBUF+1•X | |
| 1340 1341 1342 | 8A15 8A16 8A17 | AA |) A6 | | TAX PLA STA | SCFBUF | |
| 1343 1344 1345 1346 | 8A1A 8A1B 8A1B 8A1B | 6V | | ; ;*** | RTS ERMII | NAL I/O | |
| 1347 1348 1349 1350 | 8A1B 8A1B 8A1E 8A21 | 20 88 20 4: 29 7 | l 8A | ### INCHR | JSR | SAVER INJINU #\$7F | ;INPUT CHAR |
| 1351 1352 1353 | 8A23 8A25 8A27 | 09 6: 90 06 09 71 | l. 3 3 | | CMP BCC CMP | #\$61 INRT1 #\$7B | |
| 1354 1355 1356 1357 | 8A29 8A2B 8A2D 8A2F | BO 01 29 DF C9 OF DO 01 | • | INRT1 | AND CMP | INRT1 ##DF ##OF INRT2 | FCTL O ? |
| 1358 1359 1360 1361 | 8A31 8A34 8A36 8A39 | AD 5: 49 40 8D 5: 18 |) | | EOR | TECHO #\$40 TECHO | FTOGGLE CTL O BIT |
| 1362 1363 1364 | 8A3A 8A3C 8A3E | 90 E2 C9 01 40 B8 | 0 3 81 | INRT2 | BCC CMP JMP | #\$OD RESXAF | ∮GO GET ANOTHER CHAR ∮CARRIAGE RETURN? |
| 1365 1366 1367 1368 | 8A44 8A47 | 60 6: 20 09 20 88 20 5: | 9 83 3 81 | NBASOC OUTCHR | JSR JSR | (INVEC+1) NIBASC SAVER TECHO | \$LOOK AT CTL O FLAG |
| 1369 1370 1371 1372 | 8A4D 8A4F 8A52 8A55 | 70 00 20 55 40 04 60 64 | 3 5 8A 4 81 | VUOLNI | BVS JSR JMP | *+5 INJOUV RESALL (OUTVEC+1) | |
| 1373 1374 1375 | 8A58 8A5B 8A5D | 20 88 A9 00 85 F | 3 81) ? | INTCHR | JSR LDA STA | SAVER #0 #F9 | IN TERMINAL CHAR |
| 1376 | 8A5F | AD O | 2 A4 | LOOK | LDA | PBDA | FIND LEADING EDGE |

| LINE | # LOC | | cor | Œ | LINE | | | | |
|--------------|--------------|----------|----------|----------|-----------|------|---------------|-------------------------|---------------|
| 1377 | 8462 | - 20 | 54 | A6 | | | TOUTFL | | |
| 1378 | 8A65 | 38 | | | | SEC | II.de A.O. | | |
| 1379 | 8A66 | E9 | | | | | #\$40 | | |
| 1380 | 8A68 | 90 | | 273. A | | | LOOK | 4 TEE E 34 T 34 A I | Y'1 'I' 'Y' |
| 1381 | 8A6A | | E9 | .8A | TIN | | DLYH PBDA | #TERMINAL | 15 T 1 |
| 1382 | 8860 | ΑÜ | | Α4 | | | TOUTFL | | |
| 1383 | 8A70 | 2D | 54 | Aδ | | SEC | TOO IT II. | | |
| 1384 1385 | 8A73 8A74 | 38 E9 | 40 | | | SBC | #\$40 | :OP BITS | 5,7 (TTY,CRT) |
| 1386 | 8A76 | 20 | 53 | A6 | | BIT | TECHO | JECHO BIT | |
| 1387 | 8A79 | 10 | 06 | F1 5.7 | | | DMY1 | 7 100 007 1 100 Ar 10 1 | • |
| 1388 | 8A7B | 20 | D4 | 88 | | | OUT | | |
| 1389 | 8A7E | 4 C | 87 | 8A | | JMP | SAVE | | |
| 1390 | 8A81 | AO | 07 | 5.771 | DMY1 | LDY | #7 | | |
| 1391 | 8883 | 88 | | | TLP1 | DEY | | | |
| 1392 | 8A84 | DO | FD | | | BNE | TLP1 | | |
| 1393 | 8888 | EΑ | | | | NOF | | | |
| 1394 | 8487 | 66 | F9 | | SAVE | ROR | \$F9 | | |
| 1395 | 8A89 | 20 | E9 | 8A | | JSR | DL_YH | | |
| 1396 | 8A8C | 48 | | | | FHA | | ≬TIMIN G | |
| 1397 | 8A8D | B5 | 00 | | | | () y X | | |
| 1398 | 8A8F | 68 | | | | PLA | | | |
| 1399 | 8A90 | 90 | | | | | TIN | | |
| 1400 | 8A92 | 20 | E9 | 8A | | | DLYH | | |
| 1401 | 8495 | 18 | | | | CLC | | | |
| 1402 | 8A96 | 20 | | 84 | | | OUT | | |
| 1403 | 8499 | A5 | E-0 | | | LDA | \$F9 | | |
| 1404 | 8A9B | 49 | FF | en a | | | 非事に任 | | |
| 1405 | BAPD | | B8 | 81 | 70.001.00 | | RESXAF | * TEEM TALAL | cus our |
| 1406 | 8440 | 85 | F9 | m s | TOUT | JSR | \$F9 SAVER |) TERMINAL | CHK OOT |
| 1407 1408 | 8AA2 8AA5 | 20 20 | 88 E9 | 81 8A | | | DLYH | | |
| 1409 | 8AA8 | A9 | 30 | Ori | | | #\$30 | | |
| 1410 | 8888 | | 03 | ΔΔ | | | PBDA+1 | | |
| 1411 | CAAS | A5 | | ,,,, | | | \$F'9 | | |
| 1412 | 8AAF | A2 | OB | | | | #\$0B | | |
| 1413 | 8AB1 | 49 | | | | EOR | #\$FF | | |
| 1414 | 8AB3 | 38 | | | | SEC | | | |
| 1415 | 8AB4 | 20 | [14 | 84 | OUTC | JSR | OUT | | |
| 1416 | 8AB7 | 20 | E6 | 8A | | JSR | DLYF | | |
| 1417 | 8ABA | ΑO | 06 | | | LDY | #\$06 | | |
| 1418 | 8ABC | 88 | | | PHAKE | DEY | | | |
| 1419 | SABD | ĽΟ | FI | | | BNE | PHAKE | | |
| 1420 | 8ABF | EΑ | | | | NOP | | | |
| 1421 | 8AC0 | 4A | | | | LSR | A | | |
| 1422 | 8AC1 | CA | | | | DEX | | | |
| 1423 | 8AC2 | DO | | | | | OUTC | | |
| 1424 | 8AC4 | A5 | | | | | \$F9 | | |
| 1425 | 8406 | | op | | | | #\$OD | | |
| 1426 | 8AC8 | FO | | | | | GOPAD | | |
| 1427 | 8ACA | C9 | OA | | | CMP | #\$0台 | | |
| 1428 | 8400 | DO | 03 | ar. | COD AT | | LEAVE | | |
| 1429 | SACE | 20 | 32 | 88 | GOPAD | | PAD RESALL | | |
| 1430 1431 | 8AD1 8AD4 | 4C 48 | C4 | 81 | LEAVE | PHA | IVE OPILL | #TERMINAL | מות מוד |
| T-4-9-T | OHUM | ~+ C) | | | OUT | r me | | A TENTRAL MARK | DEF OUT |

| LINE | # LOC | | 001 | Œ | LINE | | | |
|--------------|--------------|----------|------------|--------|----------|------------|-----------|--|
| 1432 | 8AD5 | Δ'n | 02 | A 4 | | ιπα | PBDA | |
| 1433 | 8AD8 | 29 | | 1"1 "7 | | | #\$OF | |
| 1434 | 8ADA | 90 | | | | | OUTONE | |
| 1435 | 8ADC | 09 | | | | | #\$30 | |
| 1436 | SADE | | 54 | ۵۸ | OUTONE | | | ∮MASK OUTPUT |
| 1437 | 8AE1 | | 02 | | COTOTO | | PBDA | 7 (11 (36)) 46 42 11 32 1 |
| 1438 | 8AE4 | 68 | | | | PLA | | |
| 1439 | 8AE5 | 60 | | | | RTS | | |
| 1440 | 8AE6 | | | | ŷ | | | |
| 1441 | 8AE6 | 20 | E9 | 88 | DL.YF | JSR | DL.YH | ∮DELAY FULL |
| 1442 | 8AE9 | 08 | | | DLYH | PHP | | DELAY HALF |
| 1443 | 8AEA | 48 | | | | FHA | | |
| 1444 | SAEB | 84 | | | | TXA | | |
| 1445 | 8AEC | 48 | | | | PHA | | |
| 1446 | SAED | 98 | | | | TYA | | |
| 1447 | SAEE | ΑE | 51 | A6 | | | SDBYT | |
| 1448 | 8AF1 | ΑO | 03 | | DLXX | L.DY | #3 | |
| 1449 | 8AF3 | 88 | | | DLYY | DEY | | |
| 1450 | 8AF4 | | Ł.D | | | | DL YY | |
| 1451 | 8AF6 | CA | | | | DEX | W.1 1712 | |
| 1452 | 8AF7 | | F8 | | | | DLYX | |
| 1453 | 8AF9 | A8 | | | | TAY | | |
| 1454 | 8AFA | 68 | | | | PLA | | |
| 1455 | 8AFB | AA | | | | TAX PLA | | |
| 1456 | 8AFC | 88 | | | | PLP | | |
| 1457 1458 | 8AFD 8AFE | 28 60 | | | | RTS | | |
| 1459 | SAFF | | 00 | | BAUD | LDA | #\O | DETERMINE BAUD RATE ON PB7 |
| 1460 | 8801 | A8 | VV | | LUM COLO | TAY | 3F 57 | Y Action Climated Library and Library and Library and Spring Committee Commi |
| 1461 | 8802 | | 02 | Δ4 | SEEK | | PBDA | |
| 1462 | 8805 | 0A | V A | | | ASL | | |
| 1463 | 8806 | | FΑ | | | | SEEK | |
| 1464 | 8808 | | 27 | 88 | CLEAR | | INK | |
| 1465 | ввов | | FB | | | | CLEAR | |
| 1466 | 8800 | 20 | 27 | 88 | SET | JSR | INK | |
| 1467 | 8810 | BO | FB | | | BCS | SET | |
| 1468 | 8812 | 80 | 51 | A6 | | STY | SDBYT | |
| 1469 | 8815 | BD | 63 | 80 | DEAF | LDA | DECPTS,X | |
| 1470 | 8118 | cv | 51 | A6 | | | SDBYT | |
| 1471 | 8B1B | | 07 | | | | AGAIN | 2 m 4 m 20 4 m 40 m 40 m 40 m 20 m 40 m 4 |
| 1472 | 8B1D | | 69 | | | | STDVALYX | LOAD CLOSEST STD VALUE |
| 1473 | 8B20 | | 51 | Aδ | | | SDBYT | |
| 1474 | 8823 | 60 | | | | RTS | | |
| 1475 | 8824 | E8 | , , | | AGAIN | INX | | |
| 1476 | 8B25 | | EE | | # X11+ | | DEAF | |
| 1477 | 8827 | C8 | | | INK | INY | 3k d: 4 C | |
| 1478 | 8828 | | 10 | | T Albert | | #\$1C | |
| 1479 | 8B2A | CA | FD | | INK1 | DEX | INK1 | |
| 1480 | 8B2B 8B2D | | | Α4 | | | PBDA | |
| 1481 1482 | 8B30 | 0A | | I-1 ^# | | ASL | | |
| 1483 | 8B31 | 60 | | | | RTS | | |
| 1484 | 8832 | | | A6 | PAD | | PADBIT | ∮PAD CARRIAGE RETURN |
| 1485 | 8B35 | | | 8A | PAD1 | | DLYF | |
| 1486 | 8B38 | CA | | | | DEX | | |
| | | | | | | | | |

```
LINE # LOC CODE LINE
1487 8B39 DO FA
                     BNE PADI
1488 8B3B 60
1537 8BAZ 27, L
1538 8BA4 18 CLC
1539 8BA5 90 E7 BCC ACC1
1540 8BA7 20 86 8B TTY JSR ACCESS $UN WRITE FROT RAM
1540 AP N5 LDA #$D5 $110 BAUD
```

```
LINE # LOC CODE LINE
                                STA SDBYT
1542 8BAC
           8D 51 A6
                                LDA TOUTFL
            AD 54 A6
1543
     8BAF
1544
     8882
           09 40
                                ORA #$40
           8D 54 A6
                                STA TOUTFL
1545
     8884
                                JSR ACCESS
                        VECSW
                                                - JUN WRITE PROT RAM
1546
      8887
            20 86 8B
                                LDX #$8
           A2 08
1547
     8BBA
                                LDA TRMTBL ,X
     SBBC
            BD 6F 8C
                        SWLF2
1548
     8BBF
1549
            9D 60 A6
                                STA INVEC,X
                                DEX
1550
     8802
           CA
                                BPL SWLP2
           10 F7
1551
      8BC3
     8805
                                RTS
1552
           60
1553
     8806
1554
      8806
                         $***
                         ;*** TABLES (I/O CONFIGURATIONS, KEY CODES, ASCII CODES)
1555
      8806
1556
      8806
                         6***
                         VALS .BYT $00,$80,$08,$37 FKB SENSE, A=1
1557
      SECA
            00
      8BC7
            80
1557
      8368
            08
1.557
      8809
            37
1557
1558
                                .BYT $00,$7F,$00,$30 $KB LRN, A=5
     8BCA
            00
1558
     SBCB
            7F
1558
     8800
            0.0
            30
1558
     SECD
                               .BYT $00,$FF,$00,$3F ;SCAN DSP, A=9
1559
      SBCE
            00
1559
      8BCF
            F.E.
1559
      SBDO
            00
1559
      8801
            3F
                                .BYT $00,$00,$07,$3F $BEEF, A=D
1560
      8802
            00
1560
      8803
            00
1560
      8BD4
            07
1560
      8BD5
            3F
                         VALSP2 =VALS+2
1561
      8806
                                                  *KEY CODES RETURNED BY LRNKEY
                         SYM
1562
      8806
                                :::**
1563
     8806
                         TABLE=*
                                 .BYT $01

♦ 0 / U 0
1564
      8806
            0.1
                                 .BYT $41
                                                 91/U1
1565
      8807
            41
                                 .BYT $81
1566
     8808
                                                 $2/U2
            81
                                 .BYT $C1
1567
      8809
                                                 ₹3/U3
                                .BYT $02
1568
      SBDA
            02
                                                 94/U4
                                .BYT $42
                                                 95705
1569
      arnr
            42
            82
                                .BYT $82
                                                 96/U6
1570
      SBDC
                                .BYT $C2
                                                 $7/U7
1571
      SBDD
            C2
                                .BYT $04
1572
      SBDE
            04
                                                 #8/JMP
                                .BYT $44
.BYT $84
      8BDF
            44
                                                 997VER
1573
      8BE0
                                                 ∌A/ASCII
1574
            84
                                BYT $C4
                                                 #B/BLK MOV
1575
      8BE 1
            C4
                                .BYT $08
                                                 #C/CALC
1576
      8BE2
            08
                                .BYT $48
1577
      8BE3
            48
                                                 #D/DEP
                                *BYT $88
1578
      8BE4
            88
                                                  #E/EXEC
                                .BYT $C8
1579
      8BE5
            C8
                                                  #F/FILL
                                .BYT $10
                                               ) CR/SD
      8BE 6
1580
             10
                                .BYT $50
                                                 9--/+
1581
      8BE7
            50
                                .BYT $90
                                                 3>/<
1582
      88F8
             90
                                .BYT $DO
                                                 # SHIFT
1583
      8BE9
             DO
                                .BYT $20
1584
      8BEA
             20
                                                  #GOZLP
```

| LINE | # LOC | | CODE LINE | | | | | | | |
|--------------|--------------|----------|-----------|---------------|---------|-----------------------|-------|-----|------|-------|
| 1585 | SBEB | 60 | | , BYT | \$40 | #REG/SF | > | | | |
| 1586 | SBEC | AO | | *BYT | \$A0 | #MEM/WF | | | | |
| 1587 | 8BED | 00 | | BYT | | #L2/L1 | | | | |
| 1588 | 8BEE | 40 | | BYT | | 952/51 | | | | |
| 1589 | SBEF | | ASCIMI | ::: ★1 | | 7 10 101 10 10 | | | | |
| 1590 | SBEF | | ASCII | ::: * | | ≱ ASCII | CODES | AND | HASH | CODES |
| 1591 | SBEF | 30 | | *BYT | \$30 |)ZERO | | | | |
| 1592 | SBFO | 31 | | * BYT | | ONE | | | | |
| 1593 | 8BF 1 | 32 | | • BYT | |) TWO | | | | |
| 1594 | 8BF2 | 33 | | * BYT | | THREE | | | | |
| 1595 1596 | 8BF3 | 34 | | .BYT | \$35 | ∮FOUR ∮FIVE | | | | |
| 1597 | 8BF4 | 35 | | | | | | | | |
| 1598 | 8BF5 8BF6 | 36 37 | | .BYT | 4:70.77 | ∮SIX ∮SEVEN | | | | |
| 1599 | 8BF7 | 38 | | .BYT | | #SEVER | | | | |
| 1600 | 8BF8 | 39 | | ,BYT | | PNINE | | | | |
| 1601 | 8BF9 | 41 | | BYT | | ў А | | | | |
| 1602 | 8BFA | 42 | | BYT | | j B | | | | |
| 1603 | 8BFB | 43 | | BYT | | ý Č | | | | |
| 1604 | 8BFC | 44 | | | \$44 | ; D | | | | |
| 1605 | 8BFD | 45 | | | | ŷΕ | | | | |
| 1606 | 8BFE | 46 | | .BYT | \$46 | ; F | | | | |
| 1607 | 8BFF | OD | | * BYT | \$0D |) CR | | | | |
| 1608 | 8000 | 20 | | *BAL | \$2D | ∮DASH | | | | |
| 1609 | 8001 | 3E | | .BYT | | 9> | | | | |
| 1610 | 8002 | Ł.Ł. | | | \$FF |) SHIFT | | | | |
| 1611 | 8003 | 47 | | .BYT | | # G | | | | |
| 1612 | 8004 | 52 | | | | 9 R | | | | |
| 1613 | 8005 | 4 X) | | , BYT | | βM | | | | |
| 1614 | 8008 | 1.3 | | BYT | | 9L2 | | | | |
| 1615 | 8007 | 1E | 8 1cm 110 | .BYT | | # 82 | | | | |
| 1616 1617 | 8008 8008 | 1.4 | # KB UF | TER U •BYT | | *11/ | | | | |
| 1618 | 8009 | 15 | | .BYT | | 9U0 9U1 | | | | |
| 1619 | 8C0A | 16 | | BYT | |)U2 | | | | |
| 1620 | 8C0B | 17 | | BYT | | 9U3 | | | | |
| 1621 | 8000 | 18 | | BYT | | ;U4 | | | | |
| 1622 | 8COD | 19 | | BYT | | ์ วับิ5 | | | | |
| 1623 | 8COE | 1A | | .BYT | \$1.A | €U6 | | | | |
| 1624 | 8COF | 1 B | | .BYT | \$1B | #U7 | | | | |
| 1625 | 8010 | 4A | | .BYT | \$4A | ĴJ | | | | |
| 1626 | 8C11 | 56 | | .BYT | \$56 | ŷΨ | | | | |
| 1627 | 8012 | FΕ | | *BAL | \$FE | #ASCII | | | | |
| 1628 | 8013 | 42 | | | \$42 | \$ B | | | | |
| 1629 | 8C14 | 43 | | • BYT | | ŷ С | | | | |
| 1630 | 8C15 | 44 | | * BYT | | 9 D | | | | |
| 1631 | 8016 | 45 | | * BYT | | # E | | | | |
| 1632 | 8017 | 46 | | *BAL | | ý F | | | | |
| 1633 1634 | 8C18 8C19 | 10 2B | | BYT | |)SD | | | | |
| 1635 | 8C1A | 30 | | ·BYT | | 9 9 < | | | | |
| 1636 | 8C1B | 00 | | BYT | | ; ;SHIFT | | | | |
| 1637 | 8C1C | 11 | | BYT | | 9LP | | | | |
| 1638 | 8C1D | 1.C | | BYT | |) SP | | | | |
| 1639 | 8C1E | 57 | | BYT | | ÷ W | | | | |
| | | | | | | | | | | |

| LINE | # LOC | CODE | LINE | |
|-------|-------|------------|---------------------|----------------|
| 1640 | 8C1F | 12 | .BYT \$12 | ÿ l 1. |
| 1641 | 8020 | 10 | .BYT \$1D | #S1 |
| 1642 | 8021 | 2E | .BYT \$2E | ŷ÷ |
| 1643 | 8022 | 20 | .BYT \$20 | # BLANK |
| 1644 | 8023 | 3F | .BYT \$3F | 9 7 |
| 1645 | 8C24 | 50 | .BYT \$50 | ŷ P |
| 1646 | 8C25 | 07 | .BYT \$07 | PBELL. |
| 1647 | 8C26 | 63 | .BYT \$63 | SMALL C |
| 1648 | 8C27 | žř | .BYT \$2F | 9 / |
| 1649 | 8C28 | 2A | .BYT \$2A | ê* |
| 1650 | 8029 | A () | # SEGMENT CODES FOR | |
| 1651 | 8029 | | SEGSM1 =*-1 | |
| 1652 | 8029 | 3F | , BYT \$3F |)ZERO |
| 1653 | 802A | 06 | .BYT \$06 | IONE |
| 1654 | 8C2B | 5B | .BYT \$5B | #TWO |
| 1655 | 8020 | 4F | .BYT \$4F |) THREE |
| 1656 | 8020 | 66 | .BYT \$66 | #FOUR |
| 1657 | 8C2E | 4 0 | .BYT \$6D | #FIVE |
| 1658 | 8C2F | 70 | ,BYT \$7D | #SIX |
| 1659 | 8030 | 07 | .BYT \$07 | ∮ SEVEN |
| 1660 | 8031 | 7F | ,BYT \$7F | ¢EIGHT |
| 1661 | 8032 | 67 | .BYT \$67 | PNINE |
| 1662 | 8033 | 77 | .BYT \$77 | ŷΑ |
| 1663 | 8034 | 7 C | .BYT \$7C | ŷ K |
| 1664 | 8035 | 39 | .BYT \$39 | ŷ C |
| 1665 | 8036 | 5E | ,BYT \$5E | ŷ Xi |
| 1666 | 8037 | 79 | .BYT \$79 | ÿΕ |
| 1667 | 8038 | 71 | ,BYT \$71 | ŷF |
| 1668 | 8039 | FO | .BYT \$FO | # CR |
| 1669 | 8C3A | 40 | .BYT \$40 |) DASH |
| 1670 | 8C3B | 70 | .BYT \$70 | 9> |
| 1671 | 8030 | 00 | .BYT \$00 | #SHIFT |
| 1672 | 8030 | 6F | .BYT \$6F | 9 G |
| 1673 | 8C3E | 50 | .BYT \$50 | ₽ FR |
| 1674 | 8C3F | 54 | .BYT \$54 | Μ¢ |
| 1.675 | 8040 | 38 | .BYT \$38 | \$L2 |
| 1676 | 8041 | 6 D | .BYT \$6D | # S2 |
| 1677 | 8C42 | 01 | .BYT \$01 |) UO |
| 1678 | 8043 | 08 | \$BYT \$08 | 9 U.L |
| 1679 | 8044 | 09 | *BAL #08 | #U2 |
| 1680 | 8C45 | 30 | .BYT \$30 | 9 U3 |
| 1681 | 8C46 | 36 | .BYT \$36 | ∮U4 |
| 1682 | 8C47 | 5C | .BYT \$5C |) U5 |
| 1683 | 8C48 | 63 | .BYT \$63 | ∮U 6 |
| 1684 | 8C49 | 03 | .BYT \$03 | 9 UZ |
| 1685 | 8C4A | 1 E | .BYT \$1E | 9 J |
| 1686 | 8C4B | 72 | .BYT \$72 | ŷV |
| 1687 | 8040 | 77 | .BYT \$77 | ∮ A ^ Yo |
| 1688 | 8C4D | 7C | .BYT \$7C | ∲B • C |
| 1689 | 8C4E | 39 | .BYT \$39 | ¢ C |
| 1690 | 8C4F | 5E | .BYT \$5E | 9 D |
| 1691 | 8050 | 79 | .BYT \$79 |) E |
| 1692 | 8051 | 71 | .BYT \$71 |) F a e n |
| 1693 | 8052 | 6D | .BYT \$6D | #SD |
| 1694 | 8053 | 76 | .BYT \$76 | 9 + |

.....FAGE 0032

```
LINE # LOC
              CODE
                        LINE
1695
    8054
           46
                              .BYT $46
                                             ŷ <
1696
     8055
           0.0
                              .BYT $00
                                             #SHIFT
     8056
1697
           38
                             .BYT $38
                                             ŷ L.F
1698 8057
                             BYT $6D
                                             # SP
           60
1699 8058
                             .BYT $1C
                                             ŷ₩
    8059
                             .BYT $38
1700
                                             9 L. 1
    805A
1701
           60
                             .BYT $6D
                                             981
                             .BYT $80
1702
    805B
           80
1703 8C5C
                             .BYT $00
                                            # SPACE
           00
    8C5D
                             .BYT $53
1704
           53
                                             97
1705 8C5E
1706 8C5F
                             .BYT $73
           23
                                             ŷΡ
           49
                                             *BELL
1707 8060
           5C
                              *BYT $50
                                             #SMALL C
1708 8061
                              .BYT $52
           52
1709 8062 63
                              .BYT $63
1710 8063 97
                      DECRTS .BYT $97,$3D,$1F,$10,$08,$00 ; TO DETERMINE BAUD !
1710 8034
           30
1710 8035
           1.5
           1.0
1710 8066
1710 8067
           08
    8038
1710
          0.0
1711
     8069
           D5 40
                      1711
     8C6B 24 10
     8060 06 01
1711
                       # 110,300,600,1200,2400,4800 BAUD
1712
     806F
1713
    806F 40 58 8A
                       TRMTBL JMP INTCHR
                                           #ALTERNATE VCTRS FOR TIO
1714 8C72 4C AO 8A
                             JMP TOUT
1715 8C75 4C 3C 8B
                             JMP TSTAT
                      LENTRY =*
1716
     8078
                                             FLINK TO AUDIO CASSETTE
1717
     8078
                       SENTRY =*+$20F
1718 8C78
                      ***
1719
     8078
                      **** DEFAULT TABLE
1720 8078
                      ***
    8078
1721
                             ***$8FA0
     8FA0
1722
                       DETBLK=*
1723
    8FA0 00 C0
                             .WORD $C000
                                             #BASIC *** JUMP TABLE
1724
     8FA2 A7 8B
                             .WORD TTY
     8FA4 64 8B
                             .WORD NEWDEY
1725
1726
     8FA6
          00 00
                             .WORD $0000
                                             ∮PAGE ZERO
1727
     8FA8 00 02
                             .WORD $0200
1728 8FAA 00 03
                             .WORD $0300
1729
     8FAC
          00 C8
                             .WORD $C800
          00 00
                             .WORD $DOOO
1730
     8FAE
1731
     9FB0
          00 00
                             .DBY $0000,$0000,$0000,$0000 $SCRO - SCR7
          00 00
1731
    8FB2
1731
    8FB4
          00 00
1731
     8FB6
          00 00
     8FB8
1732
          00 00
                             .DBY $0000,$0000,$0000,$0000 ;SCR8 - SCRF
1732
     8FBA
           00 00
1732
     8FBC
           00 00
1732
     8FBE
           00 00
1733
     8FC0
           00
                             .BYT $00,$00,$6D,$6E,$86,$3F ;DISP BUFFER (SY1.0)
     8FC1
1733
           0.0
1733
     8FC2
           6D
1733
     8FC3
           6E
```

```
LINE # LOC CODE LINE
1733 8FC4
           - 86
1733 8FC5 3F
                              .BYT $00,$00,$00 $NOT USED
1734 8FC6 00
1734 8FC7 00
1734 8FC7 00
1734 8FC8 00
1735 8FC9 00
1736 8FCA 00 00
                              .BYT $00
                                             #PARNR
                              .DBYT $0000,$0000,$0000 #PARMS
          00 00
1736
     8FCC
1736 8FCE 00 00
                              ,BYT $01
                                             FADRIT
1737 SFDO 01
                              .BYT $4C
                                             #SDBYT
1738 8FD1
           40
                              .BYT $00
1739 8FD2 00
                                              * ERCNT
1740 8FD3 80
                              .BYT $80
                                             $TECHO
                              .BYT $BO
           BO
1741
     8FD4
                                             ∮TOUTFL.
           00
                              .BYT $00
1742
     8FD5
                                              #KSHFL
           00
1743
     8FD6
                              .BYT $00
                                             ŷΤV
           00
                              .BYT $00
                                             #LSTCOM
1744
     8FD7
1745
     8FD8
           1.0
                              .BYT $10
                                             *MAXRC
                              .WORD RESET
1746 8FD9 4A 8B
                                             #USER REG/S
                              .BYT $FF
     8FDB FF
                                              #STACK
1747
                              .BYT $00
1748 8FDC 00
                                              9FLAGS
1749 8FDD 00
                              .BYT $00
                                              ŷΑ
                              *BAL #00
           00
00
1750 8FDE
                                              ÿΧ
                               .BYT $00
                                              ŷΥ
1751
     8FDF

  VECTORS

1752 SFEO
1753 8FEO 4C BE 89
                              JMP HKEY
                                              FINVEC
1754 8FE3 4C 00 89
                              JMP HDOUT
                                              *OUTVEC
1755 8FE6 4C 6A 89
1756 8FE9 00
                              JMP KYSTAT
                                              #INSVEC
                              .BYT $00,$00,$00 ;NOT USED
           00
1756
     8FEA
1756
     8FEB
           00
     8FEC 4C D1 81
                             JMP M1
                                              $UNRECOGNIZED CHAR (ERR RTN)
1.757
                              JMP SCAND
1758 SFEF 4C 06 89
                                              # SCNVEC
1759 8FF2 7E 88
1760 8FF4 CO 80
1761 8FF6 4A 80
                              .WORD RIN
                                              JIN PTR FOR EXEC FROM RAM
                             .WORD TROOFF
                                              JUSER TRACE VECTOR
                             .WORD SVBRK
                                               #BRK
                             .WORD SVIRG
                                              ∌USER IRQ
1762 8FF8 29 80
                             .WORD SVNMI
1763 8FFA 9B 80
                                              2 NM I
                             .WORD RESET
                                              PRESET
1764 8FFC 4A 8B
1765 8FFE OF 80
                              .WORD IRQBEK
                                               FIRQ
1766 9000
                              .END
```

ERRORS = 0000 <0000>

| SYMBOL | VALUE | LINE DEFI | NED | | CROSS | 3-REFE | ERENCI | ES | | | | |
|----------------|--------------|--------------|-------------|-------------|----------------|----------|---------|----------|-----------|------------|----------|-----------|
| ACCESS ACC1 | 8886 888E | 1527 1530 | 123 1539 | 129 | 137 | 177 | 191 | 1507 | 1525 | 1540 | 1546 | |
| ADVCK | 81CB | 336 | 581 | 599 | | | | | | | | |
| AGAIN | 8824 | 1475 | 1471 | | | | | | | | | |
| AR | A650 | 59 | 152 | 186 | 616 | | | | | | | |
| ASCII | 8BEF | 1590 | 1259 | | | | | | | | | |
| ASCIMI | 8BEE | 1589 | 1313 | | | | | | | | | |
| ASCNIB | 8275 | 412 | 344 | 352 | 394 | | | | | | | |
| BADDY | 848B | 666 | 660 | | | | | | | | | |
| BAUD | 8AFF | 1459 | 1521 | | | | | | | | | |
| BEEP | 8972 | 1266 | 1193 | | | | | | | | | |
| BEEFF3 | 8975 | 1267 | 1304 | | | | | | | | | |
| BEEFF5 | 8977 | 1268 | 1286 | | | | | | | | | |
| BE1 | 897C | 1270 | 1277 | | | | | | | | | |
| BE2 | 8995 | 1280 | | 1275 | | | | | | | | |
| BE3 | 8997 | 1281 | 1282 | | | | | | | | | |
| BLK3 | 8739 | 991 | 976 | | | | | | | | | |
| BLP | 875E | 1007 | | 1014 | | | | | | | | |
| BLF1 | 879D | 1035 | 1042 | | | | | | | | | |
| BMOVE | 8787 | 1048 | 1007 | 1035 | | | | | | | | |
| BRT | 87CC | 1058 | 1052 | | | | | | | | | |
| BRTT | 87C1 | 1053 | 985 | | | | | | | | | |
| BZPARM | 8395 | 559 | 261 | | | | | | | | | |
| B1 | 87AF | 1043 | 987 | 990 | 1005 | 1012 | 1015 | 1041 | | | | |
| BIPARM | 84DA | 699 | 264 | | | | | | | | | |
| B5 | 8772 | 1016 | 1006 | | | | | | | | | |
| B2PARM | 8619 | 858 | 267 | | | | | | | | | |
| B3PARM | 8714 | 971 | 270 | | | | | | | | | |
| CALC3 | 8827 | 1103 | 857 | | 1085 | | | | | | | |
| CHKSAD | 8200 | 463 | 676 | 887 | 955 | | | | | | | |
| CLEAR | 8088 | 1464 | 1465 | | | • | | | | | | |
| COMINB | 81D6 | 342 | 569 | P" () "Y | ********* | | | | | | | |
| COMMA | 833A | 511 | 342 | 503 | 732 | / | | | | | | |
| COMPAR | 82CA | 455 | 444 | 446 | 40.00 | | | | | | | |
| CONFIG | 89A5 | 1288 | 1211 | 1230 | 1268 | | | | | | | |
| CON1 | 89AB | 1291 | 1297 | "Y / "Y | | | | | | | | |
| CRCHK CRLF | 8204 | 364 | 362 | 363 | (·', ···) ···) | A (2) 22 | m / A | en es es | | (00 | 221 C) A | 73.73.F** |
| Cr(L.r | 8340 | 521 | 147 | 219 | 277 | 497 | 564 | 587 | 604 | 622 | 784 | 905 |
| col cox | C) "Z 4 Z | A (1) "2 | 926 | 1105 | 000 | | | | | | | |
| CRLFSZ | 8316 | 497 | 706 | 731 | 882 | | | | | | | |
| C1 DBNEW | 882B 80F6 | 1105 | **** 204 | | | | | | | | | |
| | | 212 | | 4.00 | 4.75.4 | | | | | | | |
| DBOFF | 8003 | 198 | 146 | 180 | 194 | | | | | | | |
| DBON | 80E4 | 205 | 196 | | | | | | | | | |
| DDR1B | A002 | 91 | **** | 200 | | | C) 4. A | CVET A | 4 80 07 4 | 4 60 00 00 | | |
| DDR3A DEAF | ACO3 | 89 | 202 | 209 | 211 | 212 | 214 | 804 | 1531 | TOGG | | |
| DECCMP | 8B15 | 1469 | 1476 | 000 | 1040 | | | | | | | |
| DECETS | 82BE | 449 | 761 | 077 | J. O 44 O | | | | | | | |
| DELAY | 8C63 835A | 1710 528 | 1469 | | | | | | | | | |
| DEPBYT | ชงวค 84E8 | 528 709 | 188 718 | | | | | | | | | |
| DEPEC | | | | | | | | | | | | |
| | 850E | 726 | 720 | | | | | | | | | |
| DEPES | 8553 | 759 | 722 | יני ניי ניי | "7 /" E" | | | | | | | |
| DEPN | 84F9 | 716 | 714 | 723 | 725 | | | | | | | |

| SYMBOL | VALUE | LINE | DEFIN | ED | CROSS-REFERENCES | | | | | | | | |
|---------------|--------------|------|-------------|--------------|------------------|------------|------|------|---------|-----|-----|---------|------|
| DEPZ | 8447 | | 677 | 620 | | | | | | | | | |
| DEP1 | 840A | | 703 | *** | | | | | | | | | |
| DETBEK | 801B | | 113 | **** | | | | | | | | | |
| DETIRO | 8022 | | 118 | 112 | | | | | | | | | |
| DETBLK | 8FA0 | | 1722 | 1509 | | | | | | | | | |
| DETXER | 8859 | | 1508 | 1512 | | | | | | | | | |
| DIFFL. | 86FD | | 958 | **** | | | | | | | | | |
| DIFFL2 | 8710 | | 969 | **** | | | | | | | | | |
| DIFFZ | 86FA | | 957 | 923 | | | | | | | | | |
| DIFF1 | 870F | | 968 | 964 | 1495 | | | | | | | | |
| DISBUF | A640 | | 27 | 1214 | 1323 | 1324 | | | | | | | |
| DISPAT | 814A | | 256 | 99 | | | | | | | | | |
| DL.YF | 8AE6 | | 1441 | | 1485 | | | | | | | | |
| DL.YH | 8AE9 | | 1442 | 1381 | 1395 | 1400 | 1408 | 1441 | | | | | |
| DLYO | 8383 | | 544 | 539 | | | | | | | | | |
| DtYX | 8AF1 | | 1448 | 1452 | | | | | | | | | |
| DLYY | 8AF3 | | 1449 | 1450 | | | | | | | | | |
| DLY1 | 8368 | | 533 | 536 | | | | | | | | | |
| DLY2 | 8371 | | 537 | 543 | | | | | | | | | |
| DL.1 | 835D | | 529 | **** 1387 | | | | | | | | | |
| DMY1 EDCAT | 8A81 A652 | | 1390 43 | 624 | 632 | 649 | 653 | 667 | 671 | 673 | 979 | 995 | 1043 |
| ERCNT | POUL | | ~f (J) | | 1057 | 0.47 | 0,00 | 007 | () / 4. | 070 | ,,, | , , ,,, | 10.0 |
| ERMSG | 8171 | | 275 | 100 | 1.007 | | | | | | | | |
| EXEVEC | A672 | | 74 | | 1135 | 1137 | | | | | | | |
| EXE3 | 8851 | i | 1125 | 1104 | 4 4 0 0 | 3, 3, 0, 7 | | | | | | | |
| EXITOP | 82D9 | | 461 | 458 | | | | | | | | | |
| EXITG | 88FF | / | 1207 | 1203 | | | | | | | | | |
| EXITGK | 88CC | | 1183 | 1171 | | | | | | | | | |
| EXITLE | 843F | | 634 | **** | | | | | | | | | |
| EXITM1 | 8577 | | 780 | 745 | | | | | | | | | |
| EXITNB | 8315 | | 496 | 494 | | | | | | | | | |
| EXITOD | 8A03 | | 1330 | 1311 | 1317 | 1320 | | | | | | | |
| EXITEG | 8301 | | 579 | 598 | | | | | | | | | |
| EXRGP1 | 8302 | | 580 | 582 | | | | | | | | | |
| EXWRAP | 82BD | | 448 | 447 | | | | | | | | | |
| EZPARM | 8407 | | 698 | 695 | | | | | | | | | |
| E1PARM | 8616 | | 857 | 842 | | | | | | | | | |
| E2PARM | 8711 | | 970 | 919 | | | | | | | | | |
| E3PARM | 88AC | | 1164 | 1126 | | | | | | | | | |
| FILL3 | 8714 | | 975 | **** | | | | | | | | | |
| FOUND | 8960 | | 1255 | 1250 | | | | | | | | | |
| FR | A650 | | 58 | 164 | 612 | | | | | | | | |
| F 1 | 8723 | | 981 | 988 | 989 | | | | | | | | |
| F2 | 8737 | | 990 | **** | | | | | | | | | |
| F3 | 872E | | 986 | 984 | | | | | | | | | |
| GETCOM | 80FF | | 219 | 98 | 223 | 246 | | | | | | | |
| GETC1 | 8107 | | 222 | 225 | 227 | | | | | | | | |
| GETKEY | 88AF | | 1168 | 1299 | | | | | | | | | |
| GETSGS | 89EA | | 1318 | 1314 | 4 4 **** | 4477 | | | | | | | |
| GK | 88CF | | 1184 | | 1172 | | | | | | | | |
| GK1 | 88D4 | | 1186 | | 1189 | TYO | | | | | | | |
| GK2 GOOD | 88E4 | | 1194 | 390 | 1198 | | | | | | | | |
| | 81F3 | | 355 | 1426 | | | | | | | | | |
| GOPAD GO2 | 8ACE 83F7 | | 1429 604 | **** | | | | | | | | | |
| GOZ | 83F3 | | 602 | 563 | | | | | | | | | |
| UV. | 001.0 | | o V Z | აია | | | | | | | | | |

| SYMBOL | VALUE | LINE DEF | TINED | | CROSS | -REFE | RENCES | 3 | | | | |
|---------------|--------------|-----------|---------|------|-------|---------------|--------|------|------------|---------|------|------|
| GO1 | 8579 | 78 | 32 729 | , | | | | | | | | |
| GOLENT | 83FA | 60 | | | | | | | | | | |
| HASHL | 812F | 24 | 0 234 | } | | | | | | | | |
| HASHUS | 8133 | 24 | | | 241 | | | | | | | |
| HDOUT | 8900 | 120 | 8 1754 | } | | | | | | | | |
| HIPN | 816E | 27 | 71 257 | 269 | | | | | | | | |
| HKEY | 89BE | 1.29 | 9 1753 | \$ | | | | | | | | |
| IDISP | 8053 | 1. 4 | 15 127 | 1.36 | 184 | | | | | | | |
| IJSCNV | 8903 | 120 | 9 537 | 1186 | | | | | | | | |
| INBYTE | 8109 | 34 | 13 572 | 657 | 661 | 666 | 675 | 710 | | | | |
| INCOMP | 82B2 | 44 | 3 654 | 716 | 742 | 889 | 946 | 986 | 1011 | 1091 | | |
| INCHR | 8A1B | 134 | 18 222 | 245 | 252 | 343 | 351 | 359 | 382 | 626 | 1162 | 1362 |
| INCF3 | 8293 | 42 | 9 1070 | 1081 | | | | | | | | |
| VMILMI | 8441 | 136 | 55 1349 | | | | | | | | | |
| VEILNI | 8392 | 55 | i4 548 | 550 | | | | | | | | |
| VUOLKI | 8A55 | 137 | 2 1370 |) | | | | | | | | |
| INK | 8B27 | 1.47 | | | | | | | | | | |
| INK1 | 8B2A | 147 | | | | | | | | | | |
| INRT1 | 8420 | 135 | | 1354 | | | | | | | | |
| INRT2 | 8A3C | 1.36 | | | | | | | | | | |
| INSTAT | 8386 | 54 | | | 944 | | | | | | | |
| INST1 | 838B | 55 | | | | | | | | | | |
| INST2 | 8391 | 56 | | | | | | | | | | |
| INSVEC | A666 | | 7 554 | | | | | | | | | |
| INTCHR | 8A58 | 137 | | | 1177 | 4.4.77.0 | 4.4 80 | 4420 | 4 77 2 10: | 1 6: 40 | | |
| INVEC | A660 | | 5 1128 | | TTOO | 1100 | 1158 | 1100 | roon | 1. 0.49 | | |
| IRQBRK | 800F | 1.0 | | | | | | | | | | |
| IRQVEC | A67E | ξ. | 2 **** | | | | | | | | | |
| JTABLE | A620 | 0.0 | 9 822 | | | | | | | | | |
| JUMP1 JUM2 | 85B4 | 80 | | | | | | | | | | |
| KEYQ | 85E5 8923 | 83 122 | | | 1261 | 1831.2 | | | | | | |
| KSCONF | 89A3 | 128 | | | | | | | | | | |
| KSHFL | A655 | | 8 1185 | | 1257 | A. 4.5 A. 4.1 | | | | | | |
| KYSTAT | 896A | 126 | | | 1 2/ | | | | | | | |
| LDBYTE | 84A1 | 67 | | | 640 | 643 | | | | | | |
| LEAVE | EGAB | 143 | | | | Gr 1 Gr | | | | | | |
| LENTRY | 8078 | 171 | | | 1083 | | | | | | | |
| LK1 | 8944 | 123 | | | | | | | | | | |
| LK2 | 894A | 124 | | | | | | | | | | |
| LK3 | 8956 | 124 | | | | | | | | | | |
| LOCM8 | 8569 | 77 | | | | | | | | | | |
| LOCP8 | 855B | 76 | | | | | | | | | | |
| LOOK | 8A5F | 1.37 | | | | | | | | | | |
| LPGD | 846D | 65 | | | | | | | | | | |
| LPZ | 8429 | 62 | 5 641 | 664 | 670 | 674 | | | | | | |
| LPZB | 8417 | 6.1 | 8 603 | | | | | | | | | |
| LP1 | 842C | 62 | 6 628 | | | | | | | | | |
| LRNKEY | 892C | 122 | | | | | | | | | | |
| LSTCOM | A657 | E | 0 235 | 244 | 248 | 258 | | | | | | |
| L1J | 84CC | 69 | | | | | | | | | | |
| L1ZB | 8406 | 69 | | | | | | | | | | |
| L11B | 85D7 | 82 | | | | | | | | | | |
| L.11C | 85DD | 82 | | | | | | | | | | |
| L11D | 85E9 | 83 | | | | | | | | | | |
| L12B | 8888 | 91 | | | | | | | | | | |
| L12C | 868C | 91 | 3 **** | | | | | | | | | |

| L2ZB | SYMBOL | VALUE | LINE DEFIN | ŒĐ | (| CROSS- | REFER | ENCES | | | |
|---|--------|-------|------------|------|-----------|--------|-------|-------|-----|------|--|
| L21B | 1.27B | 84CF | 694 | 691 | | | | | | | |
| MAXRC | | | | | | | | | | | |
| MANRC A658 511 927 927 PREMINER 848 680 678 REMINER 863 AMEMINER 863 1084 1077 PREMINER 8808 1087 8807 1093 1094 PREMINER 8808 1087 8877 1093 1094 PREMINER 1086 1087 1090 PREMINER 8810 1097 1090 PREMINER 8810 1097 1090 PREMINER 8816 1097 1090 PREMINER 8816 1097 1090 PREMINER 8816 1097 1092 PREMINER 8816 1097 1092 PREMINER 1098 PREMINER 1098 PREMINER 1098 PREMINER 1098 PREMINER 1098 PREMINER 1098 PREMINER 1098 PREMINER 1098 PREMINER 1098 PREMINER 1098 PREMINER 1098 PREMINER 1098 PREMINER 1098 PREMINER 1098 PREMINER 1098 PREMINER 1098 PREMI | | | | | | | | | | | |
| MEM1 | | | | 927 | 929 | | | | | | |
| MEM3 | MEMZ | 84AE | 680 | 678 | | | | | | | |
| MEM3C | MEM1 | 8510 | 728 | 704 | | | | | | | |
| MEM3D 8811 1091 1100 1090 1091 1090 <t< td=""><td>MEM2</td><td>862F</td><td>873</td><td>863</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<> | MEM2 | 862F | 873 | 863 | | | | | | | |
| MEM3D 8811 1091 1100 Hem3E 8816 1097 1090 Hem3F 8826 1102 1092 Hem3F 8826 1102 1098 Hem3F 8826 1102 1098 Hem3F 8800 97 ***** Hem3F 8000 97 ***** Hem3F 8000 97 ***** Hem3F 8000 97 ***** Hem3F 8000 941 949 Hem3F 8002 941 949 Hem3F 8002 941 949 Hem3F 8181 339 337 1757 Hem3F 110 339 337 1757 Hem3F 110 339 337 1757 Hem3F 110 | MEM3 | | | | | | | | | | |
| MEM3EX 881A 1095 1090 | | | | | 1093 | 1094 | | | | | |
| MEM3EX 881A 1095 1092 HEM3F 8826 1102 1098 HEM3F 8826 1102 197 1517 HEM3F 1522 97 1517 HEM3F 1500 97 ****** HEM3F 1517 HEM3F | | | | | | | | | | | |
| MEM3F | | | | | | | | | | | |
| MONENT BB7C 1522 97 1517 | | | | | | | | | | | |
| MORITR 8000 97 ***** MORED 8454 643 656 MORED 8452 941 949 M1 81B1 339 337 1757 M12 8159 262 260 M13 8160 265 263 M14 8167 268 266 M15 8187 314 275 M21 8239 387 384 M22 824A 394 386 M23 8251 397 400 M24 8267 406 393 395 M25 8289 422 415 417 M27 8280 422 415 417 M28 828F 426 421 421 M29 3292 428 413 450 M33 82EB 470 468 454 450 M35 83CA 584 597 | | | | | | | | | | | |
| MORED 8454 643 656 MORED2 86D2 941 949 M1 81D1 337 337 1757 M12 8159 262 260 M13 8160 265 263 M14 8167 268 266 M15 81B7 314 275 M21 8239 387 384 M22 824A 394 388 M22 824A 394 388 M23 8251 397 400 M24 8267 406 393 395 M25 826F 409 407 M26 8289 422 415 417 M27 828D 425 419 M28 828F 426 421 M29 8292 428 413 M29 8292 428 413 M33 82EB 470 468 M33 82EB 470 468 M34 83C8 583 577 M35 83CA 584 597 600 M36 83EB 598 595 M42 8566 770 768 M43 8574 778 778 M42 8566 770 768 M43 8574 778 778 NACCES 8B9C 1535 605 785 813 NEMDEU 8B64 1513 1725 NEWLN 84E1 706 679 719 NEWLOC 8517 731 682 744 748 763 771 779 1097 NH3 83BF 578 570 NH3 83BF 578 578 NH4 8501 725 711 NH42 8537 745 736 NH3 8501 725 713 NH3 8502 8309 490 1366 NH1VEC A67A 80 **** NBEEL 899B 1284 1196 NUREC 8443 636 631 NUREC 8443 636 631 NUREC 8443 636 631 NUREC 8443 636 631 NUREC 8443 636 631 NUREC 8443 636 631 NUREC 8443 636 631 NUREC 8443 636 631 NUREC 8443 636 631 | | | | | 1917 | | | | | | |
| MORED2 8602 941 949 1757 1757 1757 1757 1757 1757 1757 175 | | | | | | | | | | | |
| M1 81D1 339 337 1757 M12 8159 262 260 263 M13 8160 265 263 4 M14 8167 268 266 4 4 M15 81B7 314 275 384 | | | | | | | | | | | |
| M12 8159 262 260 H33 8160 265 263 H34 8160 265 263 H360 14 275 H361 314 275 H361 314 275 H361 314 275 H361 H362 482 <td< td=""><td></td><td></td><td></td><td></td><td>4.77(6)77</td><td></td><td></td><td></td><td></td><td></td><td></td></td<> | | | | | 4.77(6)77 | | | | | | |
| M13 | | | | | 1.7 07 | | | | | | |
| M14 8167 268 266 M15 81B7 314 275 M21 8239 387 384 M22 824A 394 386 M23 8251 397 400 M24 8267 406 393 395 M25 826F 409 407 406 M26 8289 422 415 417 M27 8280 425 419 418 M28 828F 426 421 428 413 M29 8292 428 413 413 414 | | | | | | | | | | | |
| M15 81B7 314 275 M21 8239 387 384 M22 824A 394 386 M23 8251 397 400 M24 8267 406 393 395 M25 826F 409 407 417 M26 8289 422 415 417 M27 8280 425 419 418 M28 828F 426 421 488 M29 8292 428 413 483 M32 8268 454 450 450 M33 82EB 470 468 483 M34 83C8 583 577 488 M35 83CA 584 597 600 M36 83EB 598 595 M42 8566 770 768 M43 8574 778 776 NBELL 89CD 1305 1303 NEWIDO 8864 1513 1725 | | | | | | | | | | | |
| M21 8239 387 384 | | | | | | | | | | | |
| M23 8251 397 400 393 395 482 483 487 591 483 483 483 487 591 483 483 483 487 591 483 483 487 591 | | | | | | | | | | | |
| M24 8267 406 393 395 M25 826F 407 407 M26 8289 422 415 417 M27 8281 425 419 448 413 M29 8292 428 413 430 430 430 M32 82C8 454 450 431 | | | 394 | 386 | | | | | | | |
| M25 826F 409 407 M26 8289 422 415 417 M27 828D 425 419 418 M28 828F 426 421 48 M29 8292 428 413 468 M33 82EB 470 468 468 M34 83C8 583 577 500 M35 83CA 584 597 600 600 M36 83EB 598 595 76 768 768 778 776 NACCES 8B9C 1535 605 785 813 813 788 788 789 813 788 788 789 789 813 788 789 789 813 788 789 789 813 788 789 789 813 788 789 789 813 788 789 789 789 789 789 789 789 789 789 789 789 789 789 789 789 | M23 | 8251 | 397 | 400 | | | | | | | |
| M26 8289 422 415 417 M27 828D 425 419 426 421 M29 8292 428 413 448 450 468 433 82EB 470 468 468 433 82EB 470 468 468 433 83CB 583 577 597 600 | M24 | 8267 | | | 395 | | | | | | |
| M27 828D 425 419 M28 828F 426 421 M29 8292 428 413 M32 8208 454 450 M34 8308 583 577 M35 83CA 584 597 600 M36 83EB 598 595 M42 8566 770 768 M42 8574 778 776 NACCES 8B9C 1535 605 785 813 NBASOC 8A44 1366 485 487 591 NEWLN 8864 1513 1725 NEWLN 84E1 706 679 719 NEWLOC 8517 731 682 744 748 763 771 779 1097 NH3 83BF 578 570 573 NH41 8501 720 711 NH42 8537 745 736 NH5 NH5 848 749 1366 NH5 849 849 1366 | | | | | | | | | | | |
| M28 828F 426 421 M29 8292 428 413 M32 82C8 454 450 M33 82EB 470 468 M34 83C8 583 577 M35 83CA 584 597 600 M36 83EB 598 595 M42 8566 770 776 NACCES 88PC 1535 605 785 813 NBASOC 844 1366 485 487 591 NBELL 89CD 1305 1303 1725 NEWLN 8864 1513 1725 NEWLN 84E1 706 679 719 NEWLOC 8517 731 682 744 748 763 771 779 1097 NH3 83BF 578 570 573 745 736 745 736 745 736 745 736 745 736 745 736 745 736 745 736 74 | | | | | 417 | | | | | | |
| M29 8292 428 413 M32 82C8 454 450 M33 82EB 470 468 M34 83C8 583 577 M35 83CA 584 597 600 M36 83EB 598 595 M42 8566 770 768 776 NACCES 8B9C 1535 605 785 813 NBASOC 8A44 1366 485 487 591 NEWLN 89CD 1305 1303 <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> | | | | | | | | | | | |
| M32 82C8 454 450 M33 82EB 470 468 M34 83C8 583 577 M35 83CA 584 597 600 M36 83EB 598 595 M42 8566 770 768 M43 8574 778 776 NACCES 8B9C 1535 605 785 813 NBASOC 8A44 1366 487 591 591 NBELL 89CD 1305 1303 598 595 591 591 NEWLN 84E1 706 679 719 719 771 771 771 771 771 771 779 1097 NH3 83BF 578 570 573 771 779 1097 NH41 8501 720 711 771 775 736 772 773 774 774 774 774 774 774 774 774 774 774 774 774 774 | | | | | | | | | | | |
| M33 82EB 470 468 M34 83C8 583 577 M35 83CA 584 597 600 M36 83EB 598 595 M42 8566 770 768 M43 8574 778 776 NACCES 8B9C 1535 605 785 813 NBASOC 8A44 1366 485 487 591 NBELL 89CD 1305 1303 NEWDEV 8B64 1513 1725 NEWLN 84E1 706 679 719 NEWLOC 8517 731 682 744 748 763 771 779 1097 NH3 83BF 578 570 573 NH41 8501 720 711 NH42 8537 745 736 NIBALF 8313 495 492 NIBASC 8309 490 1366 NMIVEC A67A 80 **** NOBEEP 899B 1284 1196 NOKEY 895E 1253 1236 NOTCR 83C3 581 578 NR10 8408 611 795 825 NUREC 8443 636 631 NXTLOC 8531 742 740 750 752 | | | | | | | | | | | |
| M34 83C8 583 577 M35 83CA 584 597 600 M36 83EB 598 595 M42 8566 770 768 M43 8574 778 776 NACCES 8B9C 1535 605 785 813 NBASOC 8A44 1366 485 487 591 NBELL 89CD 1305 1303 NEWDEV 8B64 1513 1725 NEWLN 84E1 706 679 719 NEWLOC 8517 731 682 744 748 763 771 779 1097 NH3 83BF 578 570 573 NH41 8501 720 711 NH42 8537 745 736 NIBALF 8313 495 492 NIBASC 8309 490 1366 NMIVEC A67A 80 **** NOBEEP 899B 1284 1196 NOKEY 895E 1253 1236 NOTCR 83C3 581 578 NR10 8408 611 795 825 NUREC 8443 636 631 NXTLOC 8531 742 740 750 752 | | | | | | | | | | | |
| M35 83CA 584 597 600 M36 83EB 598 595 M42 8566 770 768 M43 8574 778 776 NACCES 8B9C 1535 605 785 813 NBASOC 8A44 1366 485 487 591 NBELL 89CD 1305 1303 NEWDEV 8B64 1513 1725 NEWLN 84E1 706 679 719 NEWLOC 8517 731 682 744 748 763 771 779 1097 NH3 83BF 578 570 573 NH41 8501 720 711 NH42 8537 745 736 NIBALF 8313 495 492 NIBASC 8309 490 1366 NMIVEC A67A 80 **** NOBEEP 899B 1284 1196 NOKEY 895E 1253 1236 NOTCR 83C3 581 578 NR10 8408 611 795 825 NUREC 8443 636 631 NXTLOC 8531 742 740 750 752 | | | | | | | | | | | |
| M36 83EB 598 595 M42 8566 770 768 M43 8574 778 776 M43 8574 778 776 M43 8574 778 776 M43 8574 778 776 M44 | | | | | 600 | | | | | | |
| M42 8566 770 768 776 M43 8574 778 776 NACCES 8B9C 1535 605 785 813 NBASOC 8A44 1366 485 487 591 NBELL 89CD 1305 1303 NEWDEV 8B64 1513 1725 NEWLN 84E1 706 679 719 NEWLOC 8517 731 682 744 748 763 771 779 1097 NH3 83BF 578 570 573 NH41 8501 720 711 NH42 8537 745 736 NBASC 8309 490 1366 NMIVEC A67A 80 **** NIBASC 8309 490 1366 NMIVEC A67A 80 **** NOBEEF 899B 1284 1196 NOKEY 895E 1253 1236 NOTCR 83C3 581 578 NR10 8408 611 795 825 NR10 8408 611 795 825 NUREC 8443 636 631 NXTLOC 8531 742 740 750 752 | | | | | | | | | | | |
| M43 8574 778 776 NACCES 8B9C 1535 605 785 813 NBASOC 8A44 1366 485 487 591 NBELL 89CD 1305 1303 NEWDEV 8B64 1513 1725 NEWLN 84E1 706 679 719 NEWLOC 8517 731 682 744 748 763 771 779 1097 NH3 83BF 578 570 573 NH41 8501 720 711 NH42 8537 745 736 NIBALF 8313 495 492 NIBASC 8309 490 1366 NMIVEC A67A 80 **** NOBEEP 899B 1284 1196 NOKEY 895E 1253 1236 NOTCR 83C3 581 578 NR10 8408 611 795 825 NUREC 8443 636 631 NXTLOC 8531 742 740 750 752 | | | | | | | | | | | |
| NACCES 8B9C 1535 605 785 813 NBASOC 8A44 1366 485 487 591 NBELL 89CD 1305 1303 NEWDEV 8B64 1513 1725 NEWLN 84E1 706 679 719 NEWLOC 8517 731 682 744 748 763 771 779 1097 NH3 83BF 578 570 573 NH41 8501 720 711 NH42 8537 745 736 NIBALF 8313 495 492 NIBASC 8309 490 1366 NMIVEC A67A 80 **** NOBEEP 899B 1284 1196 NOKEY 895E 1253 1236 NOTCR 83C3 581 578 NR10 8408 611 795 825 NUREC 8443 636 631 NXTLOC 8531 742 740 750 752 | | | | | | | | | | | |
| NBELL 89CD 1305 1303 | NACCES | 8B9C | 1535 | 605 | 785 | 813 | | | | | |
| NEWDEV 8B64 1513 1725 NEWLN 84E1 706 679 719 NEWLOC 8517 731 682 744 748 763 771 779 1097 NH3 83BF 578 570 573 NH41 8501 720 711 NH42 8537 745 736 NIBALF 8313 495 492 NIBASC 8309 490 1366 NMIVEC A67A 80 **** NOBEEP 899B 1284 1196 NOKEY 895E 1253 1236 NOTCR 83C3 581 578 NR10 8408 611 795 825 NUREC 8443 636 631 NXTLOC 8531 742 740 750 752 | NBASOC | 8444 | 1366 | 485 | 487 | 591 | | | | | |
| NEWLN 84E1 706 679 719 NEWLOC 8517 731 682 744 748 763 771 779 1097 NH3 83BF 578 570 573 NH41 8501 720 711 NH42 8537 745 736 NIBALF 8313 495 492 NIBASC 8309 490 1366 NMIVEC A67A 80 **** NOBEEF 899B 1284 1196 NOKEY 895E 1253 1236 NOTCR 83C3 581 578 NR10 8408 611 795 825 NUREC 8443 636 631 NXTLOC 8531 742 740 750 752 | NBELL | 8900 | | 1303 | | | | | | | |
| NEWLOC 8517 731 682 744 748 763 771 779 1097 NH3 83BF 578 570 573 NH41 8501 720 711 NH42 8537 745 736 NIBALF 8313 495 492 NIBASC 8309 490 1366 NMIVEC A67A 80 **** NOBEEP 899B 1284 1196 NOKEY 895E 1253 1236 NOTCR 83C3 581 578 NR10 8408 611 795 825 NUREC 8443 636 631 NXTLOC 8531 742 740 750 752 | NEMDEA | 8864 | | | | | | | | | |
| NH3 83BF 578 570 573 NH41 8501 720 711 NH42 8537 745 736 NIBALF 8313 495 492 NIBASC 8309 490 1366 NMIVEC A67A 80 **** NOBEEF 899B 1284 1196 NOKEY 895E 1253 1236 NOTOR 83C3 581 578 NR10 8408 611 795 825 NUREC 8443 636 631 NXTLOC 8531 742 740 750 752 | NEWLN | | | | | | | | | | |
| NH41 8501 720 711 NH42 8537 745 736 NIBALF 8313 495 492 NIBASC 8309 490 1366 NMIVEC A67A 80 **** NOBEEP 899B 1284 1196 NOKEY 895E 1253 1236 NOTOR 83C3 581 578 NR10 8408 611 795 825 NUREC 8443 636 631 NXTLOC 8531 742 740 750 752 | | | | | | 748 | 763 | 771 | 779 | 1097 | |
| NH42 8537 745 736 NIBALF 8313 495 492 NIBASC 8309 490 1366 NMIVEC A67A 80 **** NOBEEF 899B 1284 1196 NOKEY 895E 1253 1236 NOTCR 83C3 581 578 NR10 8408 611 795 825 NUREC 8443 636 631 NXTLOC 8531 742 740 750 752 | | | | | 573 | | | | | | |
| NIBALF 8313 495 492 NIBASC 8309 490 1366 NMIVEC A67A 80 **** NOBEEP 899B 1284 1196 NOKEY 895E 1253 1236 NOTCR 83C3 581 578 NR10 8408 611 795 825 NUREC 8443 636 631 NXTLOC 8531 742 740 750 752 | | | | | | | | | | | |
| NIBASC 8309 490 1366 NMIVEC A67A 80 **** NOBEEF 899B 1284 1196 NOKEY 895E 1253 1236 NOTCR 83C3 581 578 NR10 8408 611 795 825 NUREC 8443 636 631 NXTLOC 8531 742 740 750 752 | | | | | | | | | | | |
| NMIVEC A67A 80 **** NOBEEF 899B 1284 1196 NOKEY 895E 1253 1236 NOTCR 83C3 581 578 NR10 8408 611 795 825 NUREC 8443 636 631 NXTLOC 8531 742 740 750 752 | | | | | | | | | | | |
| NOBEEF 899B 1284 1196 NOKEY 895E 1253 1236 NOTCR 83C3 581 578 NR10 8408 611 795 825 NUREC 8443 636 631 NXTLOC 8531 742 740 750 752 | | | | | | | | | | | |
| NOKEY 895E 1253 1236 NOTCR 83C3 581 578 NR10 8408 611 795 825 NUREC 8443 636 631 NXTLOC 8531 742 740 750 752 | | | | | | | | | | | |
| NOTCR 83C3 581 578 NR10 8408 611 795 825 NUREC 8443 636 631 NXTLOC 8531 742 740 750 752 | | | | | | | | | | | |
| NR10 8408 611 795 825 NUREC 8443 636 631 NXTLOC 8531 742 740 750 752 | | | | | | | | | | | |
| NUREC 8443 636 631 NXTLOC 8531 742 740 750 752 | | | | | 825 | | | | | | |
| NXTLOC 8531 742 740 750 752 | | | | | | | | | | | |
| | | | | | 750 | 752 | | | | | |
| | | | | | | | | | | | |

| BBCRLF 8134 | SYMBOL | VALUE | LINE DEFIN | IED | 1 | DROSS | -REFEI | RENCE | 5 | | | | |
|--|----------|------------|------------|------|-------------|-----------|------------|------------|-------------|----------------|-------------|-----------------|---------|
| December Sa325 | | | | | 735 | | | | | | | | |
| PATE | | | | | 0754 | | | | | | | | |
| Characa Char | | | | | | | | | | | | | |
| No. | | | | | J. C. C. | | | | | | | | |
| Mathematical Region | | | | | 198 | 201 | 205 | 208 | 950 | 1528 | 1630 | 1534 | |
| DUD12 | | | | | 3. 3 (3 | X. V I | x. V | × V/ (.) | CA SA AS | J. v.) z., v.) | 3. (2.0.5) | at. 4.2 4.2 4.2 | |
| DUT | | | | | | | | | | | | | |
| DUTPMY | | | | | | | | | | | | | |
| OUTC SAB4 | | | | | 1402 | 1415 | | | | | | | |
| OUTCHE | OUTBYT | 82FA | 479 | 284 | 341 | 477 | 505 | 520 | 888 | 956 | | | |
| CUITION | OUTC | 8AB4 | 1415 | 1423 | | | | | | | | | |
| OUTONE 89C1 1300 1208 1436 | OUTCHR | 8847 | 1367 | 150 | 221 | 279 | 281 | 502 | 517 | 523 | 525 | 566 | 589 |
| OUTONE SADE 1436 | | | | 934 | 1154 | 1514 | | | | | | | |
| OUTPC | OUTDSP | 8901 | 1300 | 1208 | | | | | | | | | |
| OUTOM | OUTONE | 8ADE | 1436 | 1434 | | | | | | | | | |
| OUTSZ | OUTPC | 82EE | 473 | 510 | 568 | | | | | | | | |
| DUTVEC | OUTQM | 8320 | 501 | 715 | 741 | | | | | | | | |
| DUTXAH S2F4 | | 8319 | 498 | | | | | | | | | | |
| OUT1 | | | | | | | | | | | | | |
| OUT2 | | | | | 908 | 952 | 1122 | | | | | | |
| DUT4 | | | | | | | | | | | | | |
| PAID 8832 1484 1429 1217 1224 1235 1294 1248 1248 1248 1235 1294 1235 1284 1235 1294 1235 1284 1235 1284 1235 1284 1235 1294 1231 1294 1235 1284 <th< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></th<> | | | | | | | | | | | | | |
| PADA PADBIT A400 A650 A66 41 1218 1484 1224 1237 1294 1238 1294 1238 1294 1238 1294 1238 1294 1238 1294 1238 1294 1239 1239 1239 1239 1239 1239 1239 1239 1239 <th< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></th<> | | | | | | | | | | | | | |
| PADBIT A650 41 1484 487 487 487 487 487 487 487 487 487 487 487 487 487 487 488 | | | | | 4 25 4 99 | 1004 | 4 (3.77.67 | 4.00 A | | | | | |
| PAB1 8835 1485 1487 405 405 405 406 407 408 | | | | | 3. x2 3. / | 1 20 20 4 | 1.200 | 12774 | | | | | |
| PARFIL 822E 382 405 PARM 8220 377 239 PARNR A649 30 259 379 389 390 408 PBDA A402 87 1216 1231 1271 1274 1292 1376 1382 1410 1432 1437 PCHR A65A 56 134 162 474 576 593 596 608 58 1432 1437 PCLR A65A 55 132 159 473 574 610 608 58 1432 1437 1 | | | | | | | | | | | | | |
| PARM 8220 377 237 239 389 390 408 </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> | | | | | | | | | | | | | |
| PARNR A649 30 259 379 389 390 408 | | | | | | | | | | | | | |
| PBDA | | | | | 70.70 | XQQ | 300 | AΛΩ | | | | | |
| PCHR A65A 56 134 1481 1490 1518 | | | | | | | | | 1376 | 1382 | 1410 | 1.832 | 1.437 |
| PCHR A65A 56 134 162 474 576 593 596 608 PCLR A659 55 132 159 473 574 610 886 1418 1419 1503 1418 1419 1418 1419 1418 1419 1418 1419 1418 1419 1418 1419 1418 1419 1418 1419 1418 1419 1418 1419 1418 1419 1418 1419 1418 1419 1418 1419 1418 1419 1419 1419 1419 1419 1419 1419 1419 1419 1419 1419 1419 1419 1419 1419 1419 1411 1411 1419 1411 < | 1 222211 | 71 1 O X | .,, | | | | | | J. (37) (37 | a wex | A 1.4 O | 3. V 3.2 X | a. 1427 |
| FCLR A659 55 132 159 473 574 610 FCR1 A00C 92 1503 | PCHR | A65A | 56 | | | | | 593 | 596 | 608 | | | |
| PHAKE 8ABC 1418 1419 419 419 419 419 419 419 419 419 419 419 4119 4119 4119 4111 <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> | | | | | | | | | | | | | |
| PM1 8228 381 392 *****< | PCR1 | AOOC | 92 | 1503 | | | | | | | | | |
| FOR 8B4D 1502 **** FRM10 820A 368 375 FRVLOC 8555 761 756 FSHOVE 8208 367 237 238 381 834 835 FTRIN 8872 1139 1131 ************************************ | PHAKE | 8ABC | 1418 | 1419 | | | | | | | | | |
| PRM10 820A 368 375 PRVLOC 8555 761 756 PSHOVE 8208 367 237 238 381 834 835 PTRIN 8872 1139 1131 | PM1 | 822B | | 392 | | | | | | | | | |
| PRVLOC 9555 761 756 237 238 381 834 835 | | | | | | | | | | | | | |
| PSHOVE 8208 367 237 238 381 834 835 PTRIN 8872 1139 1131< | | | | | | | | | | | | | |
| PTRIN 8872 1139 1131 P1H A64F 40 373 999 1111 P1L A64E 39 372 876 980 997 1062 1078 1087 1108 P2H A64D 38 371 433 804 865 1033 1112 P2L A64C 37 370 435 799 869 875 913 1031 1109 P2SCR 829C 433 880 922 977 996 1086 P3H A64B 36 369 398 431 438 457 688 792 803 806 847 P3H A64B 36 369 398 431 438 457 688 792 803 806 847 P3L A64B 35 368 397 401 402 429 440 460 686 794 798 <tr< td=""><td></td><td></td><td></td><td></td><td>205 119 215</td><td>*********</td><td>75.77 A</td><td>are no per</td><td></td><td></td><td></td><td></td><td></td></tr<> | | | | | 205 119 215 | ********* | 75.77 A | are no per | | | | | |
| P1H A64F 40 373 999 1111 P1L A64E 39 372 876 980 997 1062 1078 1087 1108 P2H A64D 38 371 433 804 865 1033 1112 P2L A64C 37 370 435 799 869 875 913 1031 1109 P2SCR 829C 433 880 922 977 996 1086 P3H A64B 36 369 398 431 438 457 688 792 803 806 847 P3H A64B 36 369 398 431 438 457 688 792 803 806 847 P3L A64A 35 368 397 401 402 429 440 460 686 794 798 P3SCR 82A7 438 705 730 864 1030 1018 1032 1116 1141 R6M <td< td=""><td></td><td></td><td></td><td></td><td>238</td><td>381</td><td>834</td><td>835</td><td></td><td></td><td></td><td></td><td></td></td<> | | | | | 238 | 381 | 834 | 835 | | | | | |
| F1L A64E 39 372 876 980 997 1062 1078 1087 1108 | | | | | move | | | | | | | | |
| P2H A64D 38 371 433 804 865 1033 1112 P2L A64C 37 370 435 799 869 875 913 1031 1109 P2SCR 829C 433 880 922 977 996 1086 P3H A64B 36 369 398 431 438 457 688 792 803 806 847 P3L A64A 35 368 397 401 402 429 440 460 686 794 798 P3SCR 82A7 438 705 730 864 1030 1018 1032 1116 1141 | | | | | | | ~~~ | 10/0 | 4.0770 | 1.000 | 1 1 2 2 2 | | |
| P2L A64C 37 370 435 799 869 875 913 1031 1109 1096 1086 | | | | | | | | | | 1087 | TTOB | | |
| P2SCR 829C 433 880 922 977 996 1086 P3H A64B 36 369 398 431 438 457 688 792 803 806 847 P3L A64A 35 368 397 401 402 429 440 460 686 794 798 P3SCR 82A7 438 705 730 864 1030 1018 1032 1116 1141 1141 P3SCR 82A7 438 705 730 864 1030 1018 1032 1116 1141 1032 1116 1141 1032 1116 1141 1032 1116 1141 1032 1116 1141 1032 103 | | | | | | | | | | 1071 | 1100 | | |
| P3H A64B 36 369 398 431 438 457 688 792 803 806 847 P3L A64A 35 368 397 401 402 429 440 460 686 794 798 P3SCR 82A7 438 705 730 864 1030 1018 1032 1116 1141 P3SCR 82A7 438 705 730 864 1030 1032 1116 1141 RAM A620 8 1510 RC A631 24 636 655 932 935 948 RDIG A645 28 1308 1310 1329 | | | | | | | | | 71.0 | 1001 | T. T. (A.) | | |
| P3L A64A 35 368 397 401 402 429 440 460 686 794 798 B3CR 82A7 438 705 730 864 1030 1018 1032 1116 1141 F3SCR 82A7 438 705 730 864 1030 1018 1032 1116 1141 RAM A620 8 1510 RC A63B 24 636 655 932 935 948 RDIG A645 28 1308 1310 1329 | | | | | | | | | ፈጸል | 700 | 803 | 804 | 847 |
| P3L A64A 35 368 397 401 402 429 440 460 686 794 798 B02 810 829 843 958 1018 1032 1116 1141 P3SCR 82A7 438 705 730 864 1030 RAM A620 8 1510 RC A63D 24 636 655 932 935 948 RDIG A645 28 1308 1310 1329 | COLL | 1.4 C)A Y' | 50 | | | | | | 000 | / / Ai. | 000 | UVU | SI/ T/ |
| BOZ 810 829 843 958 1018 1032 1116 1141 P3SCR 82A7 438 705 730 864 1030 RAM A620 8 1510 RC A63D 24 636 655 932 935 948 RDIG A645 28 1308 1310 1329 | P3L | A64A | 35 | | | | | | 440 | 460 | 686 | 794 | 798 |
| P3SCR 82A7 438 705 730 864 1030 RAM A620 8 1510 RC A63D 24 636 655 932 935 948 RDIG A645 28 1308 1310 1329 | | 1130 111 | 4,40 | | | | | | | | | | |
| RAM A620 8 1510 RC A63D 24 636 655 932 935 948 RDIG A645 28 1308 1310 1329 | P3SCR | 82A7 | 438 | | | | | . 11/11/ | | | | | |
| RC A63D 24 636 655 932 935 948 RDIG A645 28 1308 1310 1329 | | | | | | | | | | | | | |
| RDIG A645 28 1308 1310 1329 | | | | | 655 | 932 | 935 | 948 | | | | | |
| REGZ 8395 562 **** | | | 28 | | 1310 | 1329 | | | | | | | |
| | REGZ | | 562 | **** | | | | | | | | | |

| SYMBOL | VALUE | LINE | DEFIN | ED | (| CROSS- | -REFER | RENCES | 3 | | | | |
|-----------------|--------------|------|------------|-------------|------------|-------------|-------------|--------|------------|----------------|----------|-----------|-------------|
| RESALL | 8104 | | 326 | 925 | 1279 | 1298 | 1330 | 1371 | 1430 | 1534 | | | |
| RESET | 8B4A | | 1500 | 1746 | 1764 | | | | | | | | |
| RESTIV | 8899 | | 1157 | 1148 | | | | | | | | | |
| RESXAF | 81.88 | | 316 | 411 | 1156 | 1163 | 1183 | 1364 | 1405 | | | | |
| RESXF | 81BE | | 321 | 462 | 544 | 635 | | | | | | | |
| RGBACK | 8399 | | 564 | 586 | | | | | | | | | |
| RIN | 887E | | 1145 | 1759 | | | | | | | | | |
| RSTVEC | A670 | | 81 | *** | | | | | | | | | |
| SAVE | 8A87 | | 1394 | 1389 | A CT CT | eroo | / (") 1 | 023 | 1100 | 1120 | 1944 | 1284 | 1200 |
| SAVER | 8188 | | 289 | 377 1300 | 455 | 529 1367 | 621 | | 1527 | | a si O O | AL AL COM | J. Z. C) C) |
| CALITACT | 00.7.4 | | 152 | 125 | 131 | 139 | 179 | 193 | J. 47 M. 7 | J. 4.7 4.7 4.7 | | | |
| SAVINT SCAND | 8064 8906 | | 1210 | 1758 | d. 5.7 d. | 3. 3. 7 | 4.7.7 | 4. 7 0 | | | | | |
| SCNVEC | 6706 A66F | | 70 | 1209 | | | | | | | | | |
| SCPBUF | A600 | | 7 | | 1336 | 1342 | | | | | | | |
| SCRA | A63A | | 2ô | | | 1157 | 1159 | | | | | | |
| SCRB | A63B | | 21 | *** | | | | | | | | | |
| SCRC | A63C | | 22 | *** | | | | | | | | | |
| SCRD | A630 | | 23 | 24 | | | | | | | | | |
| SCRE | A63E | | 25 | 1178 | 1182 | | | | | | | | |
| SCRF | A63F | | 26 | 1228 | 1247 | | | | | | | | |
| SCRO | A630 | | 1.0 | **** | | | | | | | | | |
| SCR1 | A631 | | 1.1 | **** | | | | | | | | | |
| SCR2 | A632 | | 1.2 | **** | my my .a | | 100 200 200 | | 407 | | | | |
| SCR3 | A633 | | 1.3 | 350 | 354 | 380 | 388 | 404 | 406 | | | | |
| SCR4 | A634 | | 1.4 | 571 | 575 | | | | | | | | |
| SCR5 | A635 | | 1.5 | **** 466 | 447 | -504 | 507 | 663 | 951 | | | | |
| SCR6 SCR7 | A636 A637 | | 16 17 | 469 | 467 508 | 659 | 907 | 950 | 7.7.1. | | | | |
| SCR8 | A638 | | 18 | 532 | 533 | 540 | / 0/ | 7.00 | | | | | |
| SCR9 | A639 | | 19 | 531 | 534 | 542 | | | | | | | |
| SC1 | 890D | | 1213 | 1222 | (3/3/1 | 0 12. | | | | | | | |
| SC2 | 8910 | | 1219 | 1220 | | | | | | | | | |
| SDBYT | A651 | | 42 | 1447 | 1468 | 1470 | 1473 | 1542 | | | | | |
| SEEK | 8802 | | 1461 | 1463 | | | | | | | | | |
| SEGSM1 | 8028 | | 1651 | 1318 | | | | | | | | | |
| SENTRY | 8E87 | | 1717 | 1071 | | | | | | | | | |
| SET | 8B0D | | 1466 | 1467 | | | | | 773 FS A | ~~ * | ~ ~ | 4 4 4 4 | |
| SPACE | 8342 | | 515 | 236 | 282 | 514 | 567 | 709 | 724 | 884 | 906 | 1106 | |
| SPCP3 | 8345 | | 517 514 | 513 592 | | | | | | | | | |
| SPC2 SPEXIT | 833F 86A8 | | 925 | 945 | 947 | | | | | | | | |
| SP2B | 8698 | | 918 | 912 | 7.17 | | | | | | | | |
| SP2C | 86A3 | | 923 | 954 | | | | | | | | | |
| SP2D | 86AB | | 926 | 924 | | | | | | | | | |
| SP2E | 8688 | | 931 | 928 | | | | | | | | | |
| SP2F | 86BA | | 932 | 930 | | | | | | | | | |
| SR | A65B | | 57 | 1.75 | 606 | | | | | | | | |
| STOVAL | 8069 | | 1711 | 1472 | | | | | | | | | |
| STD2 | 8619 | | 862 | **** | | | | | | | | | |
| STOCOM | 8120 | | 235 | 251 | | | | | | | | | |
| SVBRK | 804A | | 137 | 1761 | 070 | 0 4 4 | 047 | | | | | | |
| SVBYTE | 86F4 | | 955 | 936 1762 | 938 | 940 | 943 | | | | | | |
| SVIRQ SVNMI | 8029 809B | | 123 177 | 1763 | | | | | | | | | |
| SWITCH | 8869 | | 1515 | **** | | | | | | | | | |
| SWLP | 8B6C | | 1516 | 1519 | | | | | | | | | |
| | | | *** | | | | | | | | | | |
| | | | | | | | | | | | | | |

| SYMBOL | VALUE | LINE | DEFIN | (ED | i | CROSS | -REFE | RENCES | 3 |
|-------------|-------|------|-------|------|--------|----------|-------|--------|-----|
| SWLP2 | 8BBC | | 1548 | 1551 | | | | | |
| SYM | 8806 | | 1562 | 1249 | | | | | |
| SING | 87DE | | 1068 | 1080 | | | | | |
| S13B | 87CD | | 1059 | 993 | | | | | |
| S13C | 8703 | | 1062 | 1075 | | | | | |
| S23B | 87E6 | | 1072 | 1060 | | | | | |
| TABLE | 8806 | | 1563 | **** | | | | | |
| TAPERR | 848E | | 667 | 630 | 638 | 644 | 658 | 662 | 665 |
| TECHO | A653 | | 45 | 1152 | 1358 | 1360 | 1368 | 1386 | |
| TEXT | 8A06 | | 1331 | 1305 | | | | | |
| TIN | 8868 | | 1381 | 1399 | | | | | |
| TLP1 | 8883 | | 1391 | 1392 | | | | | |
| TOUT | 8660 | | 1406 | 1714 | | | | | |
| TOUTFL | A654 | | 47 | 1377 | 1383 | 1436 | 1543 | 1545 | |
| TRACON | 8000 | | 196 | 189 | | | | | |
| TROOFF | 8000 | | 191 | 1760 | | | | | |
| TROVEC | A674 | | 75 | 195 | | | | | |
| TRMTBL | 806F | | 1713 | 1548 | | | | | |
| ISTAT | 8B3C | | 1489 | 1715 | | | | | |
| TTY | 8BA7 | | 1540 | 1724 | | | | | |
| TV | A656 | | 49 | 181 | 528 | | | | |
| TUNZ | 80AF | | 1.85 | 182 | | | | | |
| VOMTXT | 8A0B | | 1335 | 1338 | | | | | |
| UBRKŲ | A676 | | 77 | **** | | | | | |
| UBRKVC | A676 | | 76 | 77 | | | | | |
| UIRQV | A678 | | 79 | **** | | | | | |
| UIRQVC | A678 | | 78 | 79 | | | | | |
| URCVEC | A66C | | 69 | 271 | 698 | 1164 | | | |
| USRENT | 8035 | | 128 | **** | | | | | |
| VADDR | 8646 | | 882 | 897 | | | | | |
| VALS | 8BC6 | | 1557 | 1293 | 1561 | | | | |
| VALSE2 | 8868 | | 1561 | 1291 | | | | | |
| VECSW | 8887 | | 1546 | 1520 | | | | | |
| VERZ | 84B5 | | 683 | 681 | | | | | |
| VER1 | 8596 | | 796 | 689 | 283 | | | | |
| VER2 | 863C | | 878 | 907 | 874 | | | | |
| VOCK | 8664 | | 895 | *** | | | | | |
| V1 | 8660 | | 899 | 890 | 892 | 903 | | | |
| V2 | 864B | | 884 | 894 | | | | | |
| WARM | 8003 | | 98 | 101 | 151 | 190 | 1526 | | |
| WPR1B | 85F7 | | 841 | 838 | | | | | |
| WRAP | 82B8 | | 446 | 452 | 7 a 60 | | | | |
| XR | A65E | | 60 | 153 | 615 | | | | |
| YR ZERCK | A65F | | 61 | 154 | 614 | 0 121 77 | | | |
| a.a.rv.rv | 832E | | 506 | 625 | 881 | 957 | | | |

.....PAGE 0001

```
LINE # LOC CODE
                          LINE
                         ; AUDIO CASSETTE INTERFACE
0002
     0000
0003
     0000
                         ******
                         ****** COPYRIGHT 1978 SYNERTEK SYSTEMS CORPORATION
     0000
0004
                         *****
     0000
0005
      0000
0006
                         #VARIABLES
0007
      0000
     0000
8000
                        OLD =$F9 ;REMEMBER PREV INPUT LEVEL IN LOAD CHAR =$FC ;CHAR ASSY AND DISASSY MODE =$FD ;BIT7=1 IS HS, O IS KIM ... BIT6=1 IS HS REC W/WRONG ID BEING READ ... OR NOT YET IN SYNC (NO FRAME ERR)
                                                  FREMEMBER PREV INPUT LEVEL IN LOAD
0009 0000
0010 0000
                        MODE =$FD
0011 0000
     0000
0012
     0000
0013
                         BUFADL = $FE
                                                 *RUNNING BUFFER ADR
     0000
0014
     0000
                        BUFADH =$FF
0015
                        CHKL =$A636
CHKH =$A637
TEMP1 =$A638
TEMP2 =$A639
                                                  #SCR 6
0016
     0000
                                                  9 SCR 7
0017 0000
                                                  #SCR 8
0018 0000
                                                  #SCR 9
0019 0000
                         ; PARAMETER AREA
0020 0000
                                *≕$A64A
0021
     0000
                                *=*+1
                                                 #END ADDR +1 (LO)
     A64A
                        P3L
0022
                        P3H *=*+1
P2L *=*+1
P2H *=*+1
P1L *=*+1
                                                 (HI)
0023 A64B
                                                #START ADDR # (LO)
# (HI)
# ID
0024 A64C
0025 A64D
0026 A64E
     A64F
                         * CONSTANTS
0027
0028 A64F
                         EOT
                                == $○4
0029 A64F
                         0030 A64F
0031 A64F
0032 A64F
0033 A64F
                                                  #BIT 3 IS ENABLE/DISABLE TO DECOM
0034 A64F
0035 A64F
0036 A64F
                          ∮EQUATES
0037 A64F
                                                  *MOVE P2 TO $FF, $FE IN PAGE ZERO
                         P2SCR =$829C
ZERCK =$832E
0038 A64F
                                                  *ZERO OUT CHECK SUM
0039 A64F
                         CONFIG =$89A5
0040 A64F
0041 A64F
_0042 A64F
                                ≕ F1L
                         \mathbf{I} \mathbf{D}
                         SAH = P2H
SAL = P2L
EAH = P3H
0043 A64F
0044 A64F
0045 A64F
                                = P3L
0046 A64F
                         EAL
0047 A64F
                                                 # FOR FRAMING ERROR
                         FRAME =$FF
                        FRAME =#FF
CHECK =#CC
LSTCHR =#2F
NONHEX =#FF
0048 A64F
                                                 ¢ERROR * FOR CHECKSUM ERROR
¢LAST CHAR NOT '/'
0049 A64F
0050 A64F
                                                  FNON HEX CHAR IN KIM REC
0051 A64F
0052 A64F
                         ; I/O - TAPE ON/OFF IS CB2 ON VIA 1 (A000)
0053 A64F
                                  TAPE IN IS PB6 ON VIA 1 (A000)
0054 A64F
                                  TAPE OUT IS CODE 7 TO DISPLAY DECODER, THRU 6532:
                         ŷ
0055 A64F
                                         PBO--PB3 (A400)
0056 A64F
```

```
LINE # LOC
               CODE
                         LINE
0057
      A64F
0058
     A64F
                        VIAACR =#AOOB
0059
      A64F
                        VIAPER =$AOOC
                                              #CONTROL CB2 TAPE ON/OFF, POR
0060
     A64F
                        TPOUT =$A402
0061
      A64F
                       TAPOUT =TPOUT
0062 A64F
                       DDROUT =$A403
0063 A64F
                       TAPIN =$A000
0064 A64F
                       DDRIN =$A002
0065
      A64F
                       CLOKHI =$A005
0066
                       CLOKLO =$A004
      A64F
0067
                       LATCHL =$A004
      A64F
0068 A64F
                       DDRDIG =$A401
0069 A64F
                       DIG
                               #$A400
0070
      A64F
                       ; LOADT ENTER W/ ADDR IN PARM 2, MODE IN ACC
0071 A64F
0072
      A64F
                               *=$8C78
0073
      8078
           20 86 8D
AD 02 AO
                        LOADT
                               JSR START
                                               #INITIALIZE
0074 8C7B
                               LDA DDRIN
0075 8C7E
           29 BF
                               AND ##BF
                                               $BIT 6 = 0. INPUT IS PB6
0076 8080
           8D 02 A0
                               STA DDRIN
0077 8083
            A9 00
                               LDA #0
0078 8085
            SD OB AO
                               STA VIAACR
0079 8088
            A9 AE
                               LDA #CKIM
                                               # SET UP CLOCK FOR GETTR (KIM)
0080 808A
            24 FD
                               BIT MODE
0081
                               BPL LOADT1
     8080
            10 02
                                               #KIM - GO AHEAD
0082
      808E
            A9 1F
                               LDA #C1500
                                               #HS - CHANGE GETTR VALUE
0083
      8090
           8D 04 A0
                        LOADTI STA LATCHL
                                               #STORE GETTR VAL IN LO LATCH
0084 8093
           20 82 8D
                        LOADT2 JSR SYNC
                                               #GET IN SYNC
0085
      8096
            20 DE 8D
                        LOADT4 JSR RDCHTX
0086
      8099
          C9 2A
                               CMP #/x
                                               #START OF DATA?
0087
      8C9B
          FO 06
                               BEQ LOAD11
0088 8090
           09 16
                               CMP #SYN
                                               #NO - SYN?
0089
     809F
           DO F2
                               BNE LOADT2
                                               FIF NOT, RESTART SYNC SEARCH
0090 8CA1
           FO F3
                               BEQ LOADT4
                                               FIF YES, KEEP LOOKING FOR *
0091
     8CA3
0092
    8CA3
          AS ED
                        LOAD11 LDA MODE
0093 8CA5
           29 BF
                               AND #$BF
                                               JCLEAR 'NOT IN SYNC' BIT
0094
    8CA7
            85 FD
                               STA MODE
0095
     8CA9
            20 28 8E
                               JSR RDBYTX
                                               FREAD ID BYTE ON TAPE
0096
      8CAC
            CD 4E A6
                              CMP ID
                                               COMPARE WITH REQUESTED ID
0097
      8CAF
           FO 35
                               BEQ LOADTS
                                               #LOAD IF EQUAL
0098
      8CB1
           AD 4E A6
                              LDA ID
                                               #COMPARE WITH O
0099
      8CB4
           09 00
                              CMP #0
0100
     8CB6
           FO 2E
                               BEQ LOADTS
                                               FIF OF LOAD ANYWAY
           C9 FF
0101
                               CMP ##FF
                                               COMPARE WITH FF
     8CB8
0102
    8CBA
           FO 07
                               BER LOADT6
                                               FIF FF, USE REQUEST SA TO LOAD
0103
    8CBC
0104
     8080
           24 FD
                               BIT MODE
                                               JUNWANTED RECORD. KIM OR HS?
0105
    8CBE
           30 22
                               BMI HWRONG
0106
           40 93 80
    8000
                               JMP LOADT2
                                               #IF KIM, RESTART SEARCH
0107
     8003
0108
     8003
                        ; SA (&EA IF USED) COME FROM REQUEST. DISCARD TAPE VALUE
0109
     8003
                            (BUFAD ALREADY SET TO SA BY 'START')
0110
     8003
0111
      8003
           20 28 8E
                        LOADT6 JSR RDBYTX
                                               FIGET SAL FROM TAPE
```

```
LINE # LOC
          CODE
                        LINE
                                             FINCLUDE IN CHECKSUM BUT IGNORE
                              JSR CHKT
     8006
           20 78 8E
0112
     8009
0113
                                              #GET SAH FROM TAPE
                              JSR RDBYTX
0114
      8009
           20 28 8E
                                              FINCLUDE IN CHECKSUM
                              JSR CHKT
           20 78 8E
0115
      8000
     8CCF
0116
                                              *HS OR KIM?
                             BIT MODE
0117
     8CCF
           24 FD
                                             - ; if Kim, START READING DATA
                             BPL LOADTZ
0118
     8CD1
           10 63
                            JSR RDRYTH
JSR CHKT
                                             HS. GET EAH, EAL FROM ...
0119
     8003
           20 E2 8D
                                             ; ... TAPE, INCLUDE IN CHECKSUM
0120
      8006
           20 78 8E
                                             ... BUT IGNORE
                             JSR RDBYTH
           20 E2 8D
0121
     8009
                             JSR CHKT
           20 78 8E
0122
     8CDC
                                          START READING HS DATA
           4C OC 8D
                              JMP LIZH
0123
      8CDF
0124
     8CE2
                       ; SA (& EA IF USED) COME FROM TAPE. SA REPLACES BUFAD
0125
     8CE2
0126
     8CE2
                       HWRONG LDA #$CO
                                              FREAD THRU TO GET TO NEXT REC
           A9 C0
0127
      8CE2
                                              *BUT DON'T CHECK CKSUM, NO FRAME !
                              STA MODE
0128
      8CE4
           85 FD
0129
     8CE6
                                              GET SAL FROM TAPE
                       LOADIS JSR RDBYTX
0130
     8CE6
           20 28 8E
                              JSR CHKT
      8CE9
           20 78 8E
0131
                                             FUT IN BUF START L
                              STA BUFADL
0132
      8CEC
           85 FE
                              JSR RDBYTX
                                             SAME FOR SAH
0133
     8CEE
           20 28 8E
                              JSR CHKT
     80F1
           20 78 8E
0134
     8CF4 85 FF
                              STA BUFADH
0135
                       (SAL - H STILL HAVE REQUEST VALUE)
0136
     8CF6.
                              BIT MODE PHS OR KIM?
0137
      8CF6 24 FD
                                             FIF KIM, START READING RECORD
                             BPL LOADTZ
          10 30
0138
     8CF8
                                             *HS. GET & SAVE EAL, EAH
          20 E2 8D
                              JSR RDBYTH
0139
     8CFA
           20 78 8E
                              JSR CHKT
0140
     8CFD
           SD 4A A6
                             STA EAL
0141
     8000
                             JSR RDBYTH
           20 E2 8D
0142
      8003
                              JSR CHKT
           20 78 8E
0143
     8008
                              STA EAH
0144
      8009
           8D 4B A6
0145
      SDOC
                       ; READ HS DATA
0146
      8000
0147
      8000
                       ý
                       LTZH
                              JSR RDBYTH
                                             #GET NEXT BYTE
           20 E2 8D
0148
      SDOC
                                              CHECK FOR END OF DATA + 1
                              LDX BUFADL
            A6 FE
0149
      SHOF
           EC 4A A6
                              CPX EAL
0150
     8011
                              BNE LT7HA
0151
     8014
          DO 07
0152
      8016
           A6 FF
                              LOX BUFADH
0153
           EC 4B A6
                              CPX EAH
      8018
      8018
           FO 13
                              BEQ LTZHB
0154
                                              FNOT END. UPDATE CHECKSUM
                              JSR CHKT
           20 78 8E
                       L.T.ZHA
0155
      8D1D
                                              ∌WRONG RECORD?
                               BIT MODE
0156
      8020
           24 FD
                              BVS LTZHC
                                              ; IF SO, DONT STORE BYTE
      8022
           70 04
0157
                                              #STORE BYTE
                               LDY #O
0158
     8024
           A0 00
0159
     8026
           91 FE
                               STA (BUFADL),Y
                              INC BUFADL
                                             - ∮BUMP BUFFER ADDR
      8028
           E6 FE
                       LTZHC
0160
                              BNE LT7H
0161
      8D2A
            DO EO
                               INC BUFADH
                                              ∮CARRY
0162
      8D2C
           E6 FF
                               BNE LT7H
                                              ∌ALWAYS
          po pe
0163
     8D2E
01.64
      8030
                                              JEA, MUST BE "/"
                       LTZHB CMP #1/
          C9 2F
0165
     8030
                                             #LAST CHAR NOT '/'
                              BNE LCERR
           DO 31
0166
      8032
```

```
CODE LINE
LINE # LOC
0167
      8D34 F0 19
                               BEG LOADIS
                                              * (ALWAYS BRANCH)
0168
     8036
                        # READ KIM DATA
0169
      8036
0170
     8036
0171
      8036
           20 2C 8E
                        LOADTZ JSR RDBYT
0172
           BO 2E
                                               #NONHEX CHART
     8039
                               BCS NHERR
0173 SD3B C9 2F
                               CMP #1/
                                               FLAST T
0174 8030
          FO 10
                              BEQ LOADTS
0175
     803F
           20 78 8E
                               JSR CHKT
                                               JUPDATE CHECKSUM (PACKED BYTE)
0176
     8042
           AO 00
                              LDY #O
                                               #STORE BYTE
0177
     8044
            91 FE
                              STA (BUFADL),Y
                               INC BUFADL
0178
      8D46 E6 FE
                                               #BUMP BUFFER ADR
0179
      8048
            DO EC
                              BNE LOADTZ
                                               #CARRY?
      804A E6 FF
0180
                               INC BUFADH
                               JMP LOADTZ
0181
     8040
          40 36 80
0182
     804F
    8114F
                        ; TEST CHECKSUM & FINISH
0183
0184
     804F
0185 8D4F
                        LOADT8 =*
     804F
0186
            20 28 8E
                        LTSA
                               JSR RDBYTX
                                              # CHECK SUM
0187
     8052
           CD 36 A6
                               CMP CHKL
0188 8D55 D0 16
                               BNE CKERR
0189
     8057
           20 28 8E
                               JSR RDBYTX
0190
     805A
          CD 37 A6
                               CMP CHKH
0191
     8D5D DO OE
                               BNE CKERR
                                               #CHECK SUM ERROR
0192
     8D5F FO 11
                               BEQ OKEXIT
                                               (ALWAYS)
0193
     8061
                        ŷ
0194
     8D61 A9 FF
                        FRERR
                               LDA #FRAME
                                             #FRAMING ERROR
0195
     8D63 D0 0A
                               BNE NGEXIT
                                              (ALWAYS)
0196
     8D65 A9 2F
                        LCERR
                               LDA #LSTCHR
                                               FLAST CHAR IS NOT '/'
0197
    8D67 D0 06
                               BNE NGEXIT
                                               (ALWAYS)
0198
    8069
0199
     8069
          A9 FF
                        NHERR
                               LDA #NONHEX
                                               FKIM ONLY, NON HEX CHAR READ
0200 SDSB D0 02
                               BNE NGEXIT
                                               (ALWAYS)
0201
    8060
0202
     8060
          A9 CC
                        CKERR LDA #CHECK
                                               #CHECKSUM ERROR
     806F
0203
                        ŷ
0204
     8D6F
                        NGEXIT SEC
                                               #ERROR INDICATOR TO MONITOR IS CAF
     8D70 B0 01
0205
                              BCS EXIT
                                               # (ALWAYS)
0206
     8072
0207
     8072
                        OKEXIT CLC
           1.8
                                               #NO ERROR
0208
     8073
0209
     8073
           24 FD
                        EXIT
                               BIT MODE
0210
     8075
           50 05
                               BVC EX10
                                              **READING WRONG RECT
0211
     8027
           AO 80
                               LDY #$80
     8079
0212
           40 78 80
                               JMP LOADT
                                              #RESTART SEARCH
0213
     8070
           A2 CC
                        EX10
                               LOX #$CC
0214
     8D7E
          8E 00 A0
                               STX VIAPOR
                                               #STOP TAPE
0215
     8081
                              RTS
           60
0216
     8082
           A9 60
                       SYNC
                              LDA #$6D
0217
     8084
           8D 00 A4
                               STA DIG
                                               FIURN ON OUT OF SYNC INDICATOR
0218
     8087
           AS ED
                              LDA MODE
                                               FIURN ON OUT OF SYNC MODE
0219
     8089
           09 40
                              ORA #$40
                                               #BIT6
0220
     8D8B
           85 FD
                               STA MODE
0221
     anan
           20 A8 8D
                       SYNC5
                              JSR SYNBIT
                                               # SYNC TO TAPE
```

```
LINE # LOC CODE LINE
                                ROR CHAR
0222
      8090
           -66 FC
0223
      8092
            A5 FC
                                LDA CHAR
0224
      8094
            C9 16
                                CMP #SYN
                                BNE SYNC5
      8096
            DO F5
0225
                                                - INOW MAKE SURE CAN GET 10 SYNS
0226
      8098
            A2 0A
                         SYNCIO LDX #10
                                JSR RDCHTX
0227
      8D9A
            20 DE 8D
                                CMP #SYN
0228
      8D9D
            C9 16
                                BNE SYNCS
0229
      8D9F
            DO EC
                                DEX
0230
      8DA1
            CA
                                BNE SYNC10+2
0231
      8DA2
            DO F6
                                                 FIURN OFF DISPLAY
0232
            8E 00 A4
                                STX DIG
      8DA4
                                RTS
0233
      8DA7
            60
                         SYNBIT - GET BIT IN SYN SEARCH, IF HS, ENTER WITH
0234
      8DA8
                         ; TIMER STARTED BY PREV BIT, BIT RETURNED IN CARRY.
0235
      8DA8
0236
      8DA8
                         SYNBIT BIT MODE
                                                 #KIM OR HST
0237
      8DA8
           24 FD
                                BPL RDBITK
                                                 FKIM
0238
      AAG8
            10 63
0239
      SDAC
            20 C9 8D
                         SYBIO
                                JSR GETTR
                                                 #HS
                                                 FIF SHORT, GET NEXT TRANS
      SDAF
                                BCS SYBONE
0240
            BO OI
                                                 BIT IS ZERO
0241
      8DB1
                                RTS
            60
      8DB2
            20 C9 8D
                         SYBONE JSR GETTR
0242
0243
      8DB5
                                RTS
            60
0244
      SDB6
                                                 ; MODE PARM PASSED IN ACC
                         START
                                STY MODE
0245
      8086
           84 FD
                                LDA #9
      8088
            A9 09
0246
                                                *PARTIAL I/O CONFIGURATION
            20 A5 89
                                JSR CONFIG
0247
      8DBA
                                JSR ZERCK
                                                 *ZERO THE CHECK SUM
0248
      SDBD
            20 2E 83
                                JSR F2SCR
                                                 *MOVE SA TO FE,FF IN PAGE ZERO
0249
      8000
            20 90 82
0250
     8003
            A9 EC
                                LDA ##EC
                                STA VIAPOR
            8D OC A0
                                                STAPE ON
0251
      8005
                                RTS
0252
      8008
            60
0253
      8009
0254
      8009
                         ; GETTR - GET TRANSITION TIME FROM 16 BIT CLOCK
0255
      8DC9
                         * DESTROYS A*Y
                        . LO LATCH OF CLOCK MUST BE PRELOADED ACCORDING TO MODE
0256
      8DC9
                        ; SO THAT LSB OF HI BYTE OF CTR =BIT (HS)
0257
      8009
                                OR LSB OF HI BYTE IS 1/0 HF/LF (KIM)
0258
      8009
                         # LSB OF HI CLOCK BYTE RETURNED IN CARRY
0259
      8DC9
0260
      8009
            AO FF
                         GETTR LDY ##FF
0261
      8DC9
                                LDA TAPIN
0262
      8DCB
            OA OO GA
                                AND #$40
            29 40
0263
      8DCE
                                CMP OLD
0264
      8ppo
            C5 F9
                                BEQ GETTR+2
0265
      8002
            FQ F7
0266
      8004
            85 F9
                                STA OLD
                                LDA CLOKHI
0267
      8006
            AD 05 AO
                                STY CLOKHI
                                                 #RESTART CLOCK
      8009
0268
            8C 05 A0
                                                 #GET LSB INTO CARRY
0269
      appe
            40
                                LSR A
            60
                                RTS
0270
      annn
0271
      8DDE
                         RDCHTX BIT MODE
0272
      SDDE
            24 FD
0273
      8DE0
            10 7F
                                BPL RDCHT
                                                 FRIM
0274
      8DE2
                         ; RDBYTH - READ HS BYTE
0275
      8DE2
                         ; Y DESTROYED, BYTE RETURNED IN CHAR AND A
0276
      8DE2
```

```
LINE # LOC CODE LINE
0277 8DE2
                          > TIME FROM ONE CALL TO NEXT MUST BE LESS THAN
0278 8DE2
                                START BIT TIME (TIMER STILL RUNNING)
0279 8DE2
                          ŷ
0280 8DE2 8E 38 A6
                        RDBYTH STX TEMP1
                                                ∮SAVE X
0281 8DE5 A2 08
0282 8DE7 20 C9 8D JSR GETTR ;GET START BIT TIME
0283 8DEA 2A ROL A ;RESTORE CLOCK HI BYTE
0284 8DEB C9 FD CMP #$FD ;START BIT MAY BE LONGER THAN FC
0285 8DED B0 15 BCS RDBH90 ;IF NOT ZERO , FRAMING ERR
0286 8DEF 20 C9 8D RDBH10 JSR GETTR ;GET BIT IN CARRY
                                 LDX #8
BCC RDASSY
0288 8DF4 20 UY 8D
0289 8DF7 90 0B
0290 8DF9 66 FC
0291 8DFB CA
0292 8DFC DO F1
0293 8DFE A5 FC
0294 8E00 AE 38 A6
                                   JSR GETTR
                                                    #BIT IS ONE, WAIT HALF CYC
                                   BCC RDBH90
                                                    FIF PHASE WRONG, FRAMING ERR
                                  BNE RDBH10
                                  LDA CHAR #GET IN ACC
LDX TEMP1 #RESTORE X
0295 8E03 60
                                  RTS
0296 BE04 24 FD RDBH90 BIT MODE ;NO ERR IF NOT IN SYNC
0297 BE06 70 F8 BVS RDBH90-4 ;OR READING WRONG REC
0298 BE08 48 FLA :FIX STACK
0298 8E08 68
                                  PLA
                                                    #FIX STACK
0299 8E09 68
0300 8E0A A9 FF
0301 8E0C 4C 6F 8D
                                  PLA
                                 LDA #FRAME #GET ERROR INDICATOR ÍN ACC
                                  JMP NGEXIT
0302 8E0F
0303 8EOF
                          ** RDBITK - READ KIM BIT - X,Y,A DESTROYED, BIT RETURNED
0304 8E0F
0305 8E0F
                           $ (INVERTED)
0306 8E0F A2 02
0307 8E11 20 C9 8D
0308 8E14 20 C9 8D
                          RDBITK LDX #2
                          JSR GETTR
                                                   FRESYNC
                           WAITLO JSR GETTR
0309 8E17 90 FB
                                 BCC WAITLO
                                                  #WAIT FOR HF
0310 8E19 CA
                                  DEX
0311 8E1A DO F8
                                  BNE WAITLO #GET 2 HALF CYCS TO BE SURE
#COUNT HE CYCS WITH X
                                  JSR GETTR
0315 8E20 B0 FA
                                 BCS HECNT
0316 8E22 E0 1B
                                 CPX #27
                                                    JONE=18 CYCS, ZERO =36 CYCS
                                  BCS RDRTN-1
0317 8E24 B0 37
                                                    JINVERT CARRY
0318 8E26 90 37
                                  BCC PACKT3
0319 8E28
0320 8E28 24 FD
                          RDBYTX BIT MODE
0321 8E2A 30 B6
                                 BMI RDBYTH #HS
0322 8E2C
                           FREAD KIM BYTE, RETURN IN CHAR AND A
0323 8E2C
0324 8E2C 20 61 8E
                          RDBYT JSR RDCHT
                                 CMF #1/ FREAD ONE CHAR IF LAST
BEQ RDRTN-1 FCLEAR CARRY AND RETURN
0325 8E2F C9 2F
0326 8E31 FO 2A
0327 8E33 20 3E 8E
                                 JSR PACKT
0328 8E36 B0 26
                                 BCS RDRTN
                                                   FNON HEX CHAR?
                               TAX
JSR RDCHT
0329 8E38 AA
                                                   #SAVE MSD
             20 61 8E
0330 8E39
0331 8E3C 86 FC
                                  STX CHAR
                                                   *MOVE MSD TO CHAR
```

```
LINE # LOC
             CODE
                        LINE
                       : AND FALL INTO PACKT AGAIN
0332 8E3E
0333 8E3E
0334 8E3E
                       *PACKT - ASCII HEX TO 4 BITS
                       FINPUT IN A, OUTPUT IN CHAR AND A, CARRY SET = NON HEX
     8E3E
0335
0336
     8E3E
                                              #LT "0" T
                              CMP #$30
                       PACKT
0337
     8E3E C9 30
0338 8E40 90 1D
                              BCC PACKT3
                                              agt "F" 7
0339 8E42 C9 47
                              OMP ##47
0340 8E44
          BO 19
                              BCS PACKT3
                              CMF #$40
          C9 40
                                              $ A--F7
0341
     8E46
                                              $40 NOT VALID
           FO 15
                              BEQ PACKT3
0342
     8E48
                              BCC PACKT1
     8E4A 90 03
0343
                              CLC
Q344 8E4C
           18
                              ADC #9
0345 8E4D 69 09
                                             GET LSD INTO LEFT NIBBLE
                       PACKTI ROL A
0346 SE4F
           2A
                              ROL A
0347 8E50
           2A
                              ROL A
0348 8E51
           2A
                              ROL A
0349
     8E52
           24
           AO 04
                              LDY #4
0350 8E53
0351
    8E55
           2A
                      PACKT2 ROL A
                                             FROTATE 1 BIT AT A TIME INTO CHAR
                              ROL CHAR
           26 FC
0352
     8E56
                              DEY
0353
     8E58
           88
                              BNE PACKT2
0354
    8E59
           DO FA
                                              #GET INTO ACCUM ALSO
                              LDA CHAR
0355 8E5B
           A5 FC
                              CLC
0356
     8E5D
           18
                                              9 OK
                       RDRIN RIS
0357
     8E5E
           60
                                              #NOT HEX
                       PACKT3 SEC
0358 8E5F
           38
                              RTS
0359 8E60 60
0360
     8E61
                       ; RDCHT - READ KIM CHAR
0361
     8E61
                       ; PRESERVES X, RETURNS CHAR IN CHAR (W/PARITY)
0362
     8E61
                       # AND A (WZO PARITY)
0363
     8E61
0364 8E61
                              STX TEMP1
                       RDCHT
                                              #SAVE X
0365 8E61 8E 38 A6
                                             LUSE A TO COUNT BITS (BY SHIFTING
0366 8E64 A9 FF
                              LDA #$FF
                       KRITS
                             PHA
                                              #SAVE COUNTER
0367 8E66
           48
0368 8E67
           20 OF 8E
                              JSR RDBITK
0369 8E6A
          66 FC
                              ROR CHAR
0370 8E6C
                              PLA
           68
    8E6D
                              ASL A
0371
           OA
                              BNE KBITS
                                             # POO 8 BITS
     8E.6E
           DO F6
0372
                              LDA CHAR
           A5 FC
0373
    8E70
                              ROL A
0374
     8E72
           24
                                              #DROP PARITY
0375
     8E73
                              LSR A
           4A
     8E74
           AE 38 A6
                              LDX TEMP1
                                              *RESTORE X
0376
                              RTS
     8E77
0377
           60
0378
    8E78
                        ; CHKT - UPDATE CHECK SUM FROM BYTE IN A
0379
     8E78
0380
     8E78
                       pestroys y
    8E78
0381
                       CHKT
                              TAY
                                             #SAVE ACCUM
0382
     8E78
           Α8
0383
     8E79
           18
                              CLC
           6D 36 A6
                              ADC CHKL
0384
     8E7A
     8E7D
           8D 36 A6
                              STA CHKL
0385
                              BCC CHKT10
0386
     8E80
           90 03
```

```
LINE # LOC
           CODE
                      LINE
                              INC CHKH
                                              #BUMP HI BYTE
           EE 37 A6
0387
     8E82
0388
     8E85
           98
                       CHKT10 TYA
                                              FRESTORE A
0389
     8E86
           60
                              RTS
                             JSR START
                                              FINIT VIA & CKSUM, SA TO BUFAD & {
0390
     8E87
           20 B6 8D
                       DUMPT
                                             FOODE FOR TAPE OUT
0391
     8E8A A9 07
                              LDA #7
                              STA TAPOUT
                                            #BIT 3 USED FOR HIZLO
0392 8E8C 8D 02 A4
0393 8E8F
           AO 80
                              LDY #$80
0394 8E91
           24 FD
                              BIT MODE
                                             #KIM - DO 128 SYNS
0395 8E93
           10 13
                              BPL DUMPT1
0396 8E95
0397 8E95 EE 02 A-
0398 8E98 A2 08
                      FHS - WRITE 8 SEC STEADY MARK
                              INC TAPOUT FDISABLE OUTPUT
           EE 02 A4
                              LDX #$8
                                              #8 TIMES ...
0399 8E9A
           AO 15
                       MARK8A LDY #21
                                             9... 1SEC
0400 8E9C
           20 5D 8F MARK8B JSR OUTCHT #BENIGN PAUSE
0401 8E9F
                              DEY
           88
0402 BEA0
           DO FA
                              BNE MARKSB
0403 8EA2
           CA
                              DEX
0404 8EA3
0405 8EA5
           DO F5
                              BNE MARKSA
           CE 02 A4
                              DEC TAPOUT
                                              *RESTORE OUTPUT
0406 BEA8
                       # AND DO 256 SYNS
0407 8EA8
                       DUMPTI LDA #SYN
           A9 16
                                         #WRITE SYN
0408 8EAA
           20 13 8F
                              JSR OUTCTX
0409 8EAD
                              DEY
           88
0410 SEAE
           DO F8
                              BNE DUMPTI
0411 8EB0
0412 8EBO
           A9 2A
                              LDA 非个米
                                              • WRITE START
           20 13 8F
0413 8EB2
                              JSR OUTCTX
0414 SEB5
0415
    8EB5
           AD 4E A6
                              LDA ID
                                              AWRITE ID
0416
    8EB8
           20 46 8F
                              JSR OUTBIX
0417 SEBB
0418 SEBB AD 4C A6
                              LDA SAL
                                              #WRITE SA
0419 8EBE 20 43 8F
                              JSR OUTBOX
0420 SEC1
           AD 4D A6
                              LDA SAH
0421 8EC4
           20 43 8F
                              JSR OUTBCX
0422 8EC7
0423 SEC7
                              BIT MODE
                                             *KIM OR HS?
0424 SEC7
           24 FD
0425 8EC9
           10 00
                              BPL DUMPT2
0426 SECB
                                              #HS. WRITE EA
0427 SECB
           AD 4A A6
                              LDA EAL
0428
    8ECE
           20 43 8F
                              JSR OUTBOX
0429
     8ED1
           AD 4B A6
                              LDA EAH
0430 SED4
           20 43 8F
                              JSR OUTBOX
    8ED7
0431
    8ED7
                       DUMPT2 LDA BUFADL
                                         #CHECK FOR LAST BYTE
0432
           A5 FE
0433
    8ED9
           CD 4A A6
                              CMP EAL
0434 SEDC
           DO 25
                              BNE DUMPT4
0435 SEDE
           A5 FF
                              LDA BUFADH
0436
    8EE0
           CD 4B A6
                              CMP EAH
                              BNE DUMPT4
0437
    8EE3
           DO 1E
    8EE5
0438
                                              #LAST. WRITE "/"
                              LDA #1/
0439
     8EE5
           A9 2F
                              JSR OUTCTX
0440
     8EE7
           20 13 8F
                                             * #WRITE CHECK SUM
                              LDA CHKL
0441
     8EEA
           AD 36 A6
```

```
CODE LINE
LINE # LOC
0442 SEED
           20 46 8F
                              JSR OUTBIX
           AD 37 A6
                              LDA CHKH
0443
     8EF0
                              JSR OUTBIX
           20 46 8F
0444
     8EF3
0445
     8EF6
           A9 04
                                             #WRITE TWO EOT'S
0446 SEF6
                              LDA #EOT
0447 8EF8
           20 46 8F
                              JSR OUTBIX
0448 SEFB A9 04
                              LDA #EOT
0449 8EFD
0450 8F00
           20 46 8F
                              JSR OUTBIX
                            = * (SET "OK" MARK)
0451 8F00
                       DT3E
0452 8F00
           40 72 80
                              JMP OKEXIT
0453 8F03
0454 8F03 A0 00
                       DUMPT4 LDY #0
                                              #GET BYTE
0455 8F05 B1 FE
                              LDA (BUFADL),Y
0456 8F07 20 43 8F
                              JSR OUTBCX
                                             ** WRITE IT WZCHK SUM
0457 8F0A E6 FE
0458 8F0C D0 C9
0459 8F0E E6 FF
                              INC BUFAUL
                                              FBUMP BUFFER ADDR
                              BNE DUMPT2
                              INC BUFADH
                                              ĴCARRY
                              JMP DUMPT2
0460 8F10 4C D7 8E
                     OUTCIX BIT MODE
                                             #HS OR KIM?
0461 8F13 24 FD
0462 8F15 10 46
                              BPL OUTCHT
                                             ∮KIM
0463 8F17
0464 8F17
0465 8F17
                       OUTBTH - NO CLOCK
                       # A*X DESTROYED
0466 8F17
                       ; MUST RESIDE ON ONE PAGE - TIMING CRITICAL
                       OUTBITH LDX #9
0467 8F17 A2 09
                                     $8 BITS + START BIT
0468 8F19 8C 39 A6
                              STY TEMP2
0469 8F1C
           85 FC
                              STA CHAR
                                             GET PREV LEVEL
0470 8F1E
           AD 02 A4
                              LDA TAPOUT
Q471 8F21
           46 FC
                       GETBIT LSR CHAR
0472 8F23 49 08
0473 8F25 8D 02
                              EOR #TPBIT
           8D 02 A4
                              STA TAPOUT
                                              FINVERT LEVEL
                      *** HERE STARTS FIRST 416 USEC PERIOD
0474 8F28
0475 8F28
           AO 47
                              LDY #TM1500
                      A416
                              DEY
                                              FITTIME FOR THIS LOOP IS 5Y-1
0476 8F2A
           88
0477 8F2B
                              BNE A416
           DO FD
0478 8F2D
                              BCC NOFLIP
                                              #NOFLIP IF BIT ZERO
           90 11
0479 8F2F
           49 08
                              EOR #TPBIT
                                              #BIT IS ONE - INVERT OUTPUT
0480 8F31
           8D 02 A4
                              STA TAPOUT
0481 8F34
                       ; *** END OF FIRST 416 USEC PERIOD
0482 8F34
           AO 46
                       B416
                              LDY #TM1500-1
0483 8F36
                       B416B DEY
                                              $LENGTH OF LOOP IS 5Y-1
           88
0484 8F37
                              BNE B416B
           DO FD
0485 8F39
           CA
                              DEX
0486 8F3A
                                             #GET NEXT BIT (LAST IS O START BI
                              BNE GETBIT
           DO E5
0487 8F3C
                                             (BY 9 BIT LSR)
           AC 39 A6
                              LDY TEMP2
0488 8F3F
                              RTS
           60
0489 8F40
                       NOFLIP NOP
                                             EΑ
0490 8F41
           90 F1
                              BCC B416
                                             # (ALWAYS)
0491
    8F43
0492 8F43 20 78 8E
                       OUTBOX JSR CHKT
0493 8F46 24 FD
                       OUTBIX BIT MODE
0494 8F48 30 CD
                              BMI OUTBTH
                                             ∮HS
0495
    8F4A
                       FOUTBIC - OUTPUT ONE KIM BYTE
0496
    8F4A
```

```
LINE # LOC CODE LINE
0497 8F4A
0498 8F4A
                      OUTBTC =*
                                          SAVE DATA BYTE
                      OUTBT TAY
0499 8F4A A8
                             LSR A
0500 8F4B 4A
     8F4C 4A
                             LSR A
0501
     8F4D 4A
                             LSR A
0502
0503 8F4E
                             LSR A
         4.6
    8F4F
                             JSR HEXOUT
           20 52 8F
                                          *MORE SIG DIGIT
0504
                      ; FALL INTO HEXOUT
    8F52
0505
    8F52
0506
                      CONVERT LSD OF A TO ASCIE
0507
    8F52
0508 8F52
                      HEXOUT AND #$OF
0509 8F52 29 0F
0510
    8F54 C9 0A
                             ○MP 排事○A
    8F56 18
                             CLC
0511
     8F57 30 02
8F59 69 07
0512
                             BMI HEX1
0513
                             ADC #$07
    8F5B 69-30
                     HEX1
                             ADC #$30
0514
0515 8F5D
0516 8F5D
                     ; OUTCHT - OUTPUT ASCII CHAR (KIM)
                     * CLOCK NOT USED
0517
     8F5D
0518
     8F5D
                     * X Y PRESERVED
                      ; MUST RESIDE ON ONE PAGE - TIMING CRITICAL
     8F50
0519
0520 8F50
                      OUTCHT STX TEMP1
0521
    8F5D 8E 38 A6
                                            #PRESERVE X
                             STY TEMP2
0522 8F60 8C 39 A6
                                            SDITTO Y
0523 8F63 85 FC
                             STA CHAR
                             LDA #$FF
                                            ∌USE FF W/SHIFTS TO COUNT BITS
    8F65 A9 FF
0524
                      KIMBIT PHA
                                            #SAVE BIT CTR
0525 8F67
          48
    8F68 AD 02 A4
                             LDA TPOUT
                                           #GET CURRENT OUTPUT LEVEL
0526
                                          JGET DATA BIT IN CARRY
0527
     8F6B
          46 FC
                             LSR CHAR
0528 8F6D
           A2 12
                             LDX #18
                                            #ASSUME 'ONE'
0529 8F6F
         BO 02
                             BCS HF
                                           #BIT IS ZERO
0530 8F71 A2 24
                             LDX #36
                     HF LDY #25
0531
    8F73 AO 19
                                            #INVERT OUTPUT
0532 8F75
          49 08
                             EOR #TPBIT
           8D 02 A4
0533
     8F77
                             STA TROUT
                     HFP1
                                            *PAUSE FOR 138 USEC
    8F7A 88
                             DEY
0534
                             BNE HFP1
0535
     8F7B
          DO FD
    8F7D CA
                             DEX
                                            #COUNT HALF CYCS OF HF
0536
                             BNE HF
0537
    8F7E
          DO F3
                     LF
                                            *ASSUME BIT IS ONE
0538
    8F80 A2 18
                             LDX #24
                             BCS LF20
0539
     8F82 B0 02
                                           ;BIT IS ZERO
     8F84
          A2 00
                             LDX #12
0540
                   LF20
     8F86
           AO 27
                             LDY #39
0541
                             Q542 8F88
          49 08
                             STA TPOUT
0543
    8F8A
           8D 02 A4
    8F8D
                     LFP1
                             DEY
                                            ∌PAUSE FOR 208 USEC
0544
           88
0545
     8F8E
           DO FD
                             BNE LFP1
                             DEX
                                            #COUNT HALF CYCS
0546
     8F90
          CA
           DO F3
                             BNE LF20
0547
     3F91
                                            *RESTORE BIT CTR
     8F93
                             PLA
0548
          68
     8F94
                             ASL A
                                            #DECREMENT IT
0549
           OA
                            BNE KIMBIT
                                            #FF SHIFTED 8X = 00
0550
     8F95
          DO DO
                            LDX TEMP1
0551
     8F97
           AE 38 A6
```

.....PAGE 0011

| LINE | # LOC | CODE | LINE | |
|--------------------------------------|--------------------------------------|----------------------|-----------------------------------|--------------------|
| 0552 0553 0554 0555 0556 | 8F9A 8F9D 8F9E 8F9F 8F9F | AC 39 A6 98 60 | LDY TEMP2 TYA RTS • LEND | FRESTORE DATA BYTE |

ERRORS = 0000 <0000>

| SYMBOL | VALUE | LINE DE | EFINED | | CROSS | REFE | RENCE | S | | | | |
|---------------|--------------|----------|-----------------|--------|----------|-------|--------|-----|----------|-----|--------|-----|
| A208 | 8F2A | 47 | 76 477 | | | | | | | | | |
| BUFADH | OOFF | | .5 135 | 152 | 162 | 180 | 435 | 459 | | | | |
| BUFADL | OOFE | | 4 132 | 149 | 159 | 1.60 | 177 | 178 | 432 | 455 | 457 | |
| B208 | 8F34 | 48 | | | | | | | | | | |
| B208B | 8F36 | 48 | | | | | | | | | | |
| CHAR | OOFC | | 0 222 | 223 | 290 | 293 | 331 | 352 | 355 | 369 | 373 | 469 |
| | | | 471 | 523 | 527 | | | | | | | |
| CHECK | 0000 | | 19 202 | | | | | | | | | |
| CHKH | A637 | .1 | 17 190 | 387 | 443 | | | | | | | |
| CHKL. | A636 | : | 16 187 | 384 | 385 | 441 | | | | | | |
| CHKT | 8E78 | 38 | 32 112 | 115 | 120 | 122 | 131 | 134 | 140 | 143 | 155 | 175 |
| | | | 492 | | | | | | | | | |
| CHKT10 | 8E85 | 38 | 386 386 | | | | | | | | | |
| CKERR | 8060 | 20 |)2 188 | 191 | | | | | | | | |
| CKIM | OOAE | 3 | 33 79 | | | | | | | | | |
| CLOKHI | A005 | ó | 55 267 | 268 | | | | | | | | |
| CLOKLO | A004 | ó | 66 **** | | | | | | | | 9. | |
| CONFIG | 89A5 | 4 | 40 247 | | | | | | | | | |
| C1500 | 001F | | 32 82 | | | | | | | | | |
| DDRDIG | A401 | Ó | 88 **** | | | | | | | | | |
| DDRIN | A002 | d | 54 74 | 76 | | | | | | | | |
| DDROUT | A403 | ć | 52 ** ** | | | | | | | | | |
| DIG | A400 | | 59 217 | 232 | | | | | | | | |
| DT3E | 8F00 | 45 | | | | | | | | | | |
| DUMPT | 8E87 | 39 | | | | | | | | | | |
| DUMPTI | 8EA8 | 4(| | 410 | | | | | | | | |
| DUMPT2 | 8ED7 | 43 | | 458 | 460 | | | | | | | |
| DUMPT4 | 8F03 | 45 | | 437 | | | | | | | | |
| EAH | A64B | | 15 144 | 153 | 429 | 436 | | | | | | |
| EAL | A64A | | 6 141 | 150 | 427 | 433 | | | | | | |
| EOT | 0004 | | 29 446 | 448 | | | | | | | | |
| EXIT | 8073 | 20 | | | | | | | | | | |
| EX10 | 8D7C | 2:1 | | | | | | | | | | |
| FRAME | OOFF | | 8 194 | 300 | | | | | | | | |
| FRERR | 8061 | 1.9 | | | | | | | | | | |
| GETBIT | 8F21 | 47 | | Ø 4.03 | CD 2 800 | 000 | 007 | mmm | 19/25/19 | 200 | "7 4 A | |
| GETTR | 8DC9 | 26 | | 242 | 265 | 282 | 286 | 288 | 307 | 308 | 314 | |
| HEXOUT | 8F52 | 50 | | | | | | | | | | |
| HEXI | 8F5B | 51 | | 537 | | | | | | | | |
| HF | 8F73 | 53 | | Oaz | | | | | | | | |
| HFCNT HFP1 | 8E1C 8F7A | 31 53 | | | | | | | | | | |
| HWRONG | 80E2 | 12 | | | | | | | | | | |
| ID | A64E | | 12 96 | 98 | 415 | | | | | | | |
| KBITS | 8E66 | 36 | | 70 | -1 d v/ | | | | | | | |
| KIMBIT | 8F67 | 52 | | | | | | | | | | |
| LATCHL | A004 | | 57 83 | | | | | | | | | |
| LCERR | 8D65 | 1.9 | | | | | | | | | | |
| LF | 8F80 | 53 | | | | | | | | | | |
| LFF1 | 8F8D | 54 | | | | | | | | | | |
| LF20 | 8F86 | 54 | | 547 | | | | | • | | | |
| LOADT | 8078 | | 73 212 | | | | | | | | | |
| LOADT1 | 8090 | | 33 81 | | | | | | | | | |
| LOADT2 | 8093 | | 34 89 | 106 | | | | | | | | |
| SYMBOL | VALUE | LINE DEF | FINED | C | ROSS- | REFER | RENCES | ; | | | | |
| | | | | | | | | | | | | |
| LOADT4 | 8096 | | 35 90 | | | | | | | | | |
| LOADT5 | 8CE6 | | 30 97 | 100 | | | | | | | | |
| LOADT6 | 8003 | 1.1 | | | , | | | | | | | |
| LOADT7 | 8036 | 17 | | 138 | 179 | 181 | | | | | | |
| LOADT8 | 8D4F | 1.8 | | 1.74 | | | | | | | | |
| LOAD11 | 8CA3 | | 22 87 | | | | | | | | | |
| LSTCHR | 002F | , . | 50 196 | | | | | | | | | |
| | | | | | | | | | | | | |

| SYMBOL | VALUE | LINE DEFIN | ED | C | Ross- | REFER | ENCES | | | | | |
|---|--------------------------------------|--|---------------------------------|-------------------|------------|------------|------------|------------|-----|-----|-----|-----|
| LT7H LT7HA LT7HB LT7HC LT8A | 800C 8010 8030 8028 804F | 148 155 165 160 186 399 | 123 151 154 157 *** | 161 | 163 | | | | | | | |
| MARKBA MARKBB MODE | 8E9A 8E9C 00FD | 400 11 | 402 80 | 92 | 94 | 104 | 117 | 128 | 137 | 156 | 209 | 218 |
| NGEXIT NHERR | 8D6F 8D69 | 204 199 | 220 195 172 | 237 197 | 245 200 | 272 301 | 296 | 320 | 394 | 424 | 461 | 493 |
| NOFLIP NONHEX | 8F40 00FF | 489 51 | 478 199 | | | | | | | | | |
| OKEXIT OLD OUTBCX | 8D72 00F9 9F43 | 207 9 492 | 192 264 419 | 452 266 421 | 428 | 430 | 456 | | | | | |
| OUTBIC | 8F4A 8F4A | 499 498 | **** | ~ 4 a.i. d. | TEO | 700 | ማ (ታ () | | | | | |
| OUTBTH OUTBTX OUTCHT | 8F17 8F46 8F5D | 467 493 521 | 494 416 400 | 442 462 | 444 | 447 | 449 | | | | | |
| OUTCTX PACKT PACKT1 | 8F13 8E3E 8E 4F | 461 337 346 | 408 327 343 | 413 | 440 | | | | | | | |
| PACKT2 PACKT3 | 8E55 8E5F | 351 358 | 354 318 | 338 | 340 | 342 | | | | | | |
| P1L P2H P2L | A64E A64D A64C | 26 25 24 | 42 43 44 | | | | | | | | | |
| P2SCR P3H | 829C A64B | 3 8 23 | 249 45 | | | | | | | | | |
| P3L RDASSY RDBH10 | A64A 8DF9 8DEF | 22 290 286 | 46 287 292 | | | | | | | | | |
| RDBH90 RDBITK RDBYT | 8E04 8E0F 8E2C | 296 306 324 | 285 238 171 | 289 368 | 297 | | | | | | | |
| RDBYTH RDBYTX | 8DE2 8E28 | 280 320 | 119 95 | 121 111 | 139 114 | 142 130 | 148 133 | 321 186 | 189 | | | |
| RDCHT RDCHTX RDRTN | 8E61 8DDE 8E5E | 365 272 357 | 273 85 317 | 324 227 326 | 330 328 | | | | | | | |
| SAH SAL START | A64D A64C | 43 44 | 420 418 | 390 | | | | | | | | |
| SYBONE SYB10 | 8086 8082 80AC | 245 242 239 | 73 240 **** | | | | | | | | | |
| SYN SYNBIT SYNC | 0016 8DA8 8D82 | 30 237 216 | 88 221 84 | 224 | 228 | 407 | | | | | | |
| SYNC10 SYNC5 TAPIN | 8098 0008 0000 | 226 221 63 | 231 225 262 | 229 | | | | | | | | |
| TAPOUT TEMP1 | A402 A638 | 61 18 | 392 280 | 397 294 | 405 365 | 470 376 | 473 521 | 480 551 | | | | |
| TEMP2 TM1500 TPBIT | A639 0047 0008 | 19 31 34 | 468 475 472 | 487 482 479 | 522 532 | 552 542 | | | | | | |
| TFOUT VIAACR VIAPCR | A402 A00B A00C | 60 58 59 | 61 78 214 | 526 251 | 533 | 543 | | | | | | |
| WAITLO ZERCK | 8E14 832E | 308 39 | 309 248 | 311 | | | | | | | | |



Synertek Systems Corporation