

Exercise Manual
for
**Quartus II Software Design Series:
Foundation**

Software and hardware Requirements to complete all exercises

Software Requirements: Quartus II software version 7.1

Hardware Requirements: USB-Blaster™ driver or ByteBlaster™
& any Nios® or DSP development kit

Exercise 1

Exercise 1

Objectives:


- *Create a project using the New Project Wizard*
 - *Name the project*
 - *Pick a device*

Step 1: Create new project for use in the lab exercises

1. Unzip the lab project files. Double-click the executable file found in the .zip file you downloaded. In the WinZip dialog box, click **Unzip** to automatically extract the files in place to a new folder named **C:\altera_trn\Quartus_II_Software_Design_Series_Foundation\QIIF7_1**. Close WinZip.
2. Start the Quartus II software. In the Windows **Start** menu from the **All Programs** list, go to the **Altera** folder and then the **Quartus II 7.1** folder. Click **Quartus II 7.1 (32-Bit)** to start the program.
3. Start the New Project Wizard. Under **File**, Select **New Project Wizard....** A new window appears. If the **Introduction** screen appears, read it and click **Next**.
4. Complete the New Project Wizard to create the project. Page 1 of the wizard should be completed with the information from Table 1 below:


working directory for this project	Select only one of the following three directories, depending on the type of design entry you want to use throughout the lab exercises: <code><lab_install_directory>\QIIF7_1\Ex1\VHDL</code> <code><lab_install_directory>\QIIF7_1\Ex1\Verilog</code> <code><lab_install_directory>\QIIF7_1\Ex1\Schematic</code>
name of project	pipemult
top-level design entity	pipemult

Table 1. Settings for page 1 of New Project Wizard




Page 1 of the New Project Wizard should look similar to the above.


5. Click **Next** to advance to page 2.
6. On page 2, click the browse button  and select the top-level file **pipemult** (.v, .vhd, or .bdf, depending on the design entry method you chose in step 4). It should already be located in the project directory. After clicking **Open**, click **Add** to add the file to the project. Click **Next**.



7. On page 3, select **Cyclone II** as the **Family**. In the **Show in 'Available device' list** section, set **Package** to **FBGA**, **Pin count** to **256**, and **Speed grade** to **Fastest**. This filters the list of available devices. Select the **EP2C5F256C6** device from the **Available devices:** window. Click **Next**.



- On page 4 (above), you can specify third-party EDA tools you may be using. Since these exercises will be done entirely within the Quartus II software without any other tools, click **Next** to continue.



9. The summary screen appears as shown. Click **Finish**. The project is now created.

Exercise Summary

- Created a project using the New Project Wizard
 - *Named the project*
 - *Picked a device*

END OF EXERCISE 1

Exercise 2

Exercise 2

Objectives:

- Create a multiplier and RAM block using the MegaWizard Plug-in Manager
- Create a HEX file to initialize the RAM block using the Memory Editor
- Analyze and elaborate the design to check for errors

Pipelined Multiplier Design

Figure 1 shows a schematic representation of the top-level design file you will be using today. It consists of a multiplier and a RAM block. Data is fed to the multiplier from an external source and stored in the RAM block, which is also controlled externally. The data is then read out of the RAM block by a separate address control.





Figure 1

For exercises 2-6, you can either continue working in the *Ex1* directory, or you can open the project (**File menu** ⇒ **Open Project** ⇒ Select *pipemult.qpf* and click **Open**) found in the *Ex#* directory. The *Ex#* directory contains a project completed up to that point in the exercise manual. The **Solutions** directory contains a Word document with the answers to questions asked in the exercises as well as the final project as it would be set up at the end of exercise 6.

Step 1: Build an 8x8 multiplier using the MegaWizard® Plug-in Manager


1. Choose **Tools** ⇒ **MegaWizard Plug-In Manager**. In the window that appears, select **Create a new custom megafunction variation**. Click **Next**.




2. Select the megafunction to create. On **page 2a** (shown above), expand the **Arithmetic** folder and select **LPM_MULT**.
3. In the drop-down menu, make sure the **Cyclone II** device family is selected.

The selection of a device family here lets the MegaWizard Plug-In Manager know what device resources are available as the megafunction is created. You could change the device family if you wanted to create the same megafunction but for a different project that uses a different device.


- Choose **VHDL** or **Verilog HDL** output depending on your choice of HDL and exercise directory. If you are using the **Schematic** exercise, choose either VHDL or Verilog.
- For the name of the output file, type **mult**.
- Click **Next**.




- On **page 3 (General)**, set the width of the **dataa** and **datab** buses to **8** bits. For the remaining settings in this window, use the defaults that appear. Click **Next**.




- On **page 4 (General 2)**, use all the default settings (i.e. dataab input does **NOT** have a constant value, use unsigned multiplication, and select the default multiplier implementation). Click **Next**.



- On **page 5 (Pipelining)**, choose **Yes, I want an output latency of 2 clock cycles**. Click **Next**.



10. You are now on **page 6** (section 2 of the **MegaWizard** called **EDA**). This tab indicates the simulation model file needed to simulate **LPM_MULT** in an EDA simulation tool (e.g. the **ModelSim-Altera** tool). The **lpm** simulation model file should be indicated as shown above. You also have the option of generating an early netlist for use by a 3rd-party synthesis tool. We are not using any third-party tools, so just click **Next**.



11. On **page 7**, the following check boxes should be enabled to generate output files according to Table 2 below:

Design Entry Method	Files to Enable in MegaWizard Plug-In
VHDL	mult.vhd, mult.cmp & mult_inst.vhd
Verilog	mult.v & mult_inst.v
Schematic	mult(.vhd or .v) & mult.bsf


Table 2. MegaWizard files to generate

12. Click **Finish** to create the megafunction.


The multiplier is built.

Step 2: Create a 32x16 RAM using the MegaWizard Plug-In Manager


1. Open the MegaWizard Plug-In Manager again (**Tools ⇒ Mega Wizard Plug-In Manager**). Select to **Create a new custom megafunction variation**, and click **Next**.




2. Select the megafunction to create. On **page 2a** (shown above), expand the **Memory Compiler** folder and select **RAM: 2-PORT**.
3. As before with the multiplier, choose the **Cyclone II** device and **VHDL** or **Verilog HDL**.
4. For the name of the **output file**, type **ram**.
5. Click **Next**.




- On page 3, select **With one read port and one write port** in the section for how you will be using the dual port ram. For the remaining setting in this window, use the default (memory size specified as number of words). Click **Next**.



- On page 4 (**Widths/Blk Type**), choose **32** as the number of **16-bit words of memory**. (Note: This will read “8-bit words of memory” until you change the width of the read/write ports next.) The width of the **Read/Write Ports** for the data_a input should be set to **16**. Leave the memory block type selection set to its default of **Auto**. Click **Next** 2 times.



- On page 7 (**Regs/Clkens/Aclrs**), disable the option to register the **Read output port(s) ‘q’**. Accept the remaining default settings, and click **Next** 2 times.




9. On **page 10 (Mem Init)**, click **Yes** that you have a file to use for the memory content data. Once enabled, type in the file name **ram.hex**. Click **Next**.
10. On **page 11**, the **altera_mf** simulation model file is displayed as being needed to simulate this function in a 3rd-party EDA simulation tool. Click **Next**.
11. Choose the same file extensions for **ram** as you selected for **mult** earlier (Step 1, #11). Click **Finish**.


You have now created the two components needed for this design. Now you will create the HEX file needed to initialize the contents of the RAM.

Step 3: Create HEX file using Memory Editor


1. From the **File** menu, select **New** or click  in the toolbar.



2. In the **New** dialog box, click the **Other Files** tab. Select **Hexadecimal (Intel-Format) File**. Click **OK**.



3. In the memory size dialog box, choose **32** as the **number of words** and **16** as the **word size**. Click **OK**.



*The **Memory Editor** now displays your memory space. If your memory space is not displayed exactly as above, change the number of cells per row (**View** menu) to **16** and the memory radix (**View** menu) to **Hexadecimal**.*

4. Highlight all of the memory locations in your memory space. Right-click and select **Custom Fill Cells**.
5. Use the **Custom Fill Cells** dialog box to enter your own values to initialize your memory. Do one of the following:
 - a. Repeating Sequence: Enter a series of numbers separated by commas or spaces to be repeated in memory
 - b. Incrementing/Decrementing: Enter a start value and another value by which to increment or decrement the start value
6. Save the file as **ram.hex**. Close ram.hex.

Step 4: Instantiate and connect design blocks according to design entry method

Choose **ONE** of the following procedures based on your design entry method (VHDL, Verilog, or Schematic).

VHDL

1. Open **pipemult.vhd**. You can use the **Open** command from the **File** menu, click the  toolbar button, or double-click the entity in the Project Navigator.

*This is the top-level file for the design. Normally, you would have to instantiate **both ram and mult** and connect together. In the interest of time, the file has been almost completed for you, but it is missing the instantiation of the multiplier.*

2. **Open** the file **mult.cmp**. Copy the **component** declaration from **mult.cmp** and paste it into the architecture declaration section of **pipemult.vhd** where indicated (line 22).
3. Close **mult.cmp**.
4. Open the file **mult_inst.vhd**. Copy the contents of **mult_inst.vhd** (the component instantiation) and paste into the architecture body of **pipemult.vhd** where indicated (line 51). Change the following signal names in the instantiation:

clock_sig	to	clk1
dataa_sig	to	dataa
datab_sig	to	datab
result_sig	to	mult_to_ram

5. Close **mult_inst.vhd**.
6. Save **pipemult.vhd**.

Verilog

1. Open **pipemult.v**. You can use the **Open** command from the **File** menu, click the  toolbar button, or double-click the entity in the Project Navigator.

*This is the top-level file for the design. Normally, you would have to instantiate **both ram and mult** and connect together. In the interest of time, the file has been almost completed for you, but it is missing the instantiation of the multiplier.*

2. Open the file **mult_inst.v**. Copy the contents of **mult_inst.v** (the component instantiation) and paste into the body of **pipemult.v** where indicated (line 24). Change the following signal names in the instantiation:

clock_sig	to	clk1
------------------	----	-------------

dataa_sig to **dataa**
datab_sig to **datab**
result_sig to **mult_to_ram**

3. Close **mult_inst.v**.
4. Save **pipemult.v**.

Schematic

1. Open **pipemult.bdf**. You can use the **Open** command from the **File** menu, click the  toolbar button, or double-click the entity in the Project Navigator.

*This is the top-level schematic file for the design. Normally, you would have to instantiate both **ram** and **mult** subdesigns and connect manually. In the interest of time, the schematic file has been almost completed for you, but it is missing the **ram** and **mult** blocks and the output pins **q[15..0]**.*

2. In the schematic file, double-click any empty area so that the **Symbol** window appears. Inside the **Symbol** window, click  to expand the symbols defined in the **Project** folder. Double-click the **mult** symbol. Click the left mouse button to place the symbol inside the schematic file where indicated.

*Note: The three ports on the left side of the multiplier should line up exactly with the wires coming from the input pins (no X's). If not, you may not have specified the multiplier parameters correctly when configuring the megafunction. If this is the case, hit the **Esc** key to cancel the symbol placement, reopen the MegaWizard Plug-In Manager, and select **Edit an existing megafunction variation** to open and edit the **mult** megafunction.*

3. Right-click on the **mult** symbol and choose **Properties**. In the **Symbol Properties** dialog box, change the **Instance name:** from **inst** to **mult_inst**. Click **OK**.
4. Double-click an open area again to reopen the **Symbol** window. This time, select the **ram** symbol and place it in the schematic file where indicated.


*Note: With **ram**, the lower 4 ports on the left side of the symbol should line up with the wires coming from the input pins. The data port should be unconnected.*

5. As you did with **mult**, use the **Symbol Properties** dialog box to change the name of the **ram** instantiation from **inst** to **ram_inst**.
6. Open the **Symbol** window again and this time, type **output** in the **Name:** field.

*The **Symbol** window found the output symbol automatically by name.*

7. Click **OK** and place the output pin near the output port of the **inst2** register symbol. Double-click the **pin_name** and change it to **q[15..0]**.

8. Click on the bus drawing tool , found in the schematic editor toolbar, and draw the bus connections between **mult** (**result**) and **ram** (**data**).



Your resulting schematic should look like the above figure.

9. Save **pipemult.bdf**.

Step 5: Save and check the schematic

1. From the **Processing** menu, select **Start** ⇒ **Start Analysis & Elaboration**.

Analysis and elaboration checks that all the design files are present and connections have been made correctly.

2. Click **OK** when analysis and elaboration is completed. If there are any errors, check your connections or return to the MegaWizard Plug-In Manager for either megafunction to fix the problem.

Exercise Summary

- Generated a multiplier and RAM using the MegaWizard Plug-In Manager and incorporated into a design
- Created a HEX file for RAM initialization using the Memory Editor
- Checked the design files using Analysis and Elaboration

END OF EXERCISE 2

Exercise 3

Exercise 3

Objectives:

- *Perform full compilation*
- *Locate information in the Compilation Report*
- *Explore cross-probing capabilities by viewing logic in various windows*

		Compilation Report
Device Name		EP2C5F256C6
Total Design		
Total Logic Elements		
Total Memory Bits		
Total Embedded Multiplier 9-Bit Elements		
Total Pins		
mult subdesign		
Logic Cells (mult)		
Dedicated Logic Registers (mult)		
Memory Bits (mult)		
M4Ks (mult)		
DSP Elements (mult)		
ram subdesign		
Logic Cells (ram)		
Dedicated Logic Registers (mult)		
Memory Bits (ram)		
M4Ks (ram)		
DSP Elements (ram)		
Control signals & fan-out		

Step 1: Compile the design

1. Select **Start Compilation** from the **Processing** menu or click  located on the toolbar to perform a full compilation of the design. A dialog box will appear when the compilation is complete.
2. Click **OK**.

Step 2: Gather information from the Compilation Report)

*The Compilation Report provides all information on design processing. You use it to understand how the compiler interpreted your design and to verify results. It is organized by compiler executables, with each one generating its own folder. By default, the **Compilation Report** opens when any processing begins and displays the Flow Summary Section when that process finishes.*

1. From the **Flow Summary** section of the **Compilation Report**, record the **Total logic elements, total memory bits, total embedded multiplier 9-bit elements and total pins** in the table at the beginning of this exercise.

From these results you can see that this design is currently using mostly dedicated resources (i.e. embedded memory, embedded multipliers) and hardly any logic.

2. Expand the **Fitter** folder in the **Compilation Report**. Locate the **Resource Section** folder. From the **Resource Utilization by Entity** table, record in the exercise table the requested resource counts for the **mult** and **ram** subdesigns.
3. From the **Control Signals** table, record the control signals found and their fan-out.


Though the clock in this design obviously drives more than 3 registers, the fan-out of 3 refers to the number of architectural blocks it drives: 1 memory block, 1 embedded multiplier, and 1 logic cell.

In the next few steps, you will take a look at some additional ways to analyze the results of your compilation.

Step 3: Explore the design logically using the RTL Viewer


*The **RTL Viewer** allows you to view a logical representation of an analyzed design graphically. It is a very helpful tool for debugging HDL synthesis results.*

1. From the **Tools** menu, open the **RTL Viewer** (under **Netlist Viewers**).



You should see the diagram shown above. This is a graphical view displaying the logical representation of the design. Currently it shows the I/O, the instantiation of the **mult** and **ram** subdesigns, and an additional set of output registers. Notice the registers are external to the memory block per the original design.

2. Select the **ram** subdesign to highlight it. Right-click and select **Ungroup Selected Nodes**.




The ram block is now displayed with all of the input and output buses expanded. This operation is helpful when you want to see how individual bits are connected. This operation can be performed on internal blocks and I/O.

3. Select the **ram** subdesign again if it was deselected. Right-click and select **Group Related Nodes**.

This returns the **RTL Viewer** to the previous view.

4. Double-click on the **ram** subdesign.




You have now descended the hierarchy into the **ram** subdesign. As a result, the view changes to the above or similar image (may appear differently for VHDL). This shows that the ram subdesign is made up of a single megafunction block called **altsyncram**. You can continue double-clicking blocks to descend the hierarchy to its lowest level: single-bit RAM functions. Let's view this lowest level of the hierarchy in a different way.

5. Double-click in any empty space.

This returns the viewer to the top-level view of the design. If you've descended further into the hierarchy, you may need to do this a few times to return to the top.

6. Select the **ram** subdesign again. Right-click and select **Display Content**.




Instead of displaying the lower hierarchical level alone, the **Display Content** option displays the lower level along with the current hierarchy logic (may appear differently than above for VHDL). The green box (currently highlighted in red) around the **altsyncram** subdesign indicates a hierarchical boundary.


7. Select the **altsyncram** module, right-click, and select **Display Content**.

*Descending the hierarchy again, the internal logic of the **altsyncram** module (**altsyncram_coq1**) is displayed including module I/O that are not connected.*

8. Select the **altsyncram_coq1** module, right-click, and select **Display Content**.



*Moving down into the **altsyncram_coq1** module, the viewer indicates that this module is represented by 16 smaller RAM functions, one function for each input/output data bit. Remember, this is a FUNCTIONAL representation of the design, not how the design will be implemented in the target **Cyclone II** device.*




Notice also in the **RTL Viewer** that the **Hierarchy List** shows how we have descended down into the **ram** subdesign. For each hierarchical level, you can also see the names of its pins and nets.

Step 4: Explore the ram subdesign physically using the Technology Map Viewer


The Technology Map Viewer allows you to see how a design is actually implemented using FPGA/CPLD resources. Use this tool as an aid during constraining and debugging to see changes in resource usage as settings and options are adjusted.

1. In the **RTL Viewer**, locate and highlight the innermost hierarchical ring for the ram function (**altsyncram_coq1**). Right-click and select **Locate** ⇒ **Locate in Technology Map Viewer**.



The Technology Map Viewer opens and displays the altsyncram_coq1 module.

2. Descend the hierarchy into the **altsyncram_coq1** module, using any of the methods shown so far in the exercise.



Now, instead of showing the 16 functional memory blocks as shown in the **RTL Viewer**, the **Technology Map Viewer** displays the **ACTUAL** device resource that was used, a single RAM block (**ram_block1a0**).

3. Double-click on the **ram_block1a0** to view the detailed implementation of the memory block.

From this view you can see all the inputs to the RAM are registered as well as the output. The output? Weren't the output registers outside of the memory block in the **RTL Viewer**? The fitter has moved those registers into the memory block to improve memory block performance and design density. This behavior is called register packing, and the Fitter does this to help save device resources. There is a fitter-generated "Extra Info" message in the **Message** window (possibly in the **Suppressed** tab) that also indicates this optimization was performed.

This could be further verified by viewing **ram_block1a0** in the **Resource Property Editor**.


4. Click the back toolbar button  to return to the view of the RAM block.

Step 5: Use the Chip Planner to view connections to the ram subdesign

The **Chip Planner** will give you a sense of where logic has been placed in the design. This can be very helpful when trying to understand design performance, as proximity is the key to performance in most newer FPGAs and CPLDs. Though the **Chip**

Planner can be used for manually locating logic, we currently only want to evaluate results.

1. In the **Technology Map Viewer**, select the RAM block (**ram_block1a0**) to highlight it. Right click and select **Locate** ⇒ **Locate in Chip Planner (Floorplan & Chip Editor)**.
2. In the **Chip Planner**, use the zoom tool  (**Chip Planner** toolbar) and right-click to zoom out a few times.




*You should now see the ram subdesign (highlighted in blue) and where it has been placed in the **Cyclone II** device. The other shaded areas in the **Chip Planner** are where the remaining logic has been placed. Since we don't have any constraints applied to the design, the fitter was free to place logic anywhere. This will change later.*

3. With the memory block highlighted in the **Chip Planner**, click the **Generate Fan-In Connections** toolbar button .

*The **Chip Planner** now displays the device resources that are feeding into the **ram** subdesign (device I/O and the multiplier) along with the delays incurred between them.*

4. Select the **ram** subdesign in the **Chip Planner** again (you may need to zoom back in a little), and click the **Generate Fan-Out Connections** button .



The **Chip Planner** now displays both fan-in and fan-out connections. The fan-out connections are displayed in blue.

5. Turn off the fan-in/fan-out by clicking on any non-highlighted part of the device and then clicking the **Clear Unselected Connections/Paths** toolbar button .
6. Close the **RTL Viewer**, **Technology Map Viewer**, and **Chip Planner**.

Exercise Summary

- Performed a full compilation
- Gathered information from the compilation report
- Cross-probed between windows to analyzed design processing results in different ways using the RTL Viewer, Technology Map Viewer & Chip Planner

END OF EXERCISE 3

Exercise 4

Exercise 4**Objectives:**

- *Create a new revision to store new constraint settings*
- *Make design constraints using the Assignment Editor*


Table 2

	Compilation Report
Device Name	EP2C5F256C6
Total Design	
Total Logic Elements	
Total Memory Bits	
Total Embedded Multiplier 9-Bit Elements	
Total Pins	
mult subdesign	
Logic Cells (mult)	
Dedicated Logic Registers (mult)	
Memory Bits (mult)	
M4Ks (mult)	
DSP Elements (mult)	
ram subdesign	
Logic Cells (ram)	
Dedicated Logic Registers (mult)	
Memory Bits (ram)	
M4Ks (ram)	
DSP Elements (ram)	
Control signals & fan-out	

Step 1: Create a new revision to store constraint changes

In order to try different constraint options and see how they affect your results, the Quartus II software has support for creating revisions, with each revision building a new QSF file. You can also quickly compare the results of your various revisions.

1. From the **Project** menu, select **Revisions**.
2. In the **Revisions** dialog box, click on the **Create** button.




3. Type in **pipemult_lc** as the **Revision name**. Leave all other defaults and click **OK**.
4. Click **OK** to close the **Revisions** dialog box.


Step 2: Implement the multiplier in logic elements instead of embedded multipliers

*Cyclone II embedded multipliers are a valuable resource for implementing multiply operations in the FPGA. They provide a better usage of resources for multiplication over logic elements. But, embedded multipliers are limited in number. If your design has many multipliers, it may be advantageous to implement smaller or non-speed critical multipliers in logic elements (or even memory blocks) instead. This can be done using an option in the **MegaWizard** flow, or it can be done on a multiplier-by-multiplier basis using the Assignment Editor logic option.*

1. In the Project Navigator, expand **pipemult**.



2. Right-click on the **mult** entity in the hierarchy and choose **Locate** ⇒ **Locate in Assignment Editor**. The **mult** entity is listed in its own row in the Assignment Editor, ready for assignment creation.
3. Double-click the cell in the **Assignment Name** column for **mult:mult_inst** (row 1) and select **DSP Block Balancing** from the drop-down menu.
4. Double-click the cell in the **Value** column for the **DSP Block Balancing** option and select **Logic Elements** from the drop-down menu.
5. Double-click the cell on the second row (created automatically after completing the assignment in the first row) in the **Assignment Name** column for **mult:mult_inst** and select **Optimization Technique**.
6. Double-click the cell in the **Value** column for **Optimization Technique** and select **Speed**.
7. Save the **Assignment Editor** file.



Your *Assignment Editor* window should look similar to above.

Step 3: Recompile the design

1. Click  to compile the design.

Step 4: Gather resource information from the Compilation Report

1. From the **Flow Summary** section of the **Compilation Report**, record the **Total logic elements**, **total memory bits**, **total embedded multiplier 9-bit elements** and **total pins** in the table at the beginning of this exercise.
2. Expand the **Fitter** folder in the **Compilation Report**. Locate the **Resource Section** folder. From the **Resource Utilization by Entity** report, record in the exercise table the requested resource counts for the **mult** and **ram** subdesigns.
3. From the **Control Signals** table in the **Compilation Report**, record the control signals found and their fan-out.

From the results, you can see that in this revision, the multiplier implementation was moved from the embedded multipliers into the logic array.

Exercise Summary

- Created a new revision to evaluate different constraints
- Controlled logic options (constraints) using the Assignment Editor

END OF EXERCISE 4

Exercise 5


Exercise 5

Objectives:


- *Assign I/O pins and perform I/O Assignment Analysis*
- *Use the Pin Migration View to see the affect of device migration on I/O assignments*

Step 1: Use Pin Planner to assign I/O pins & set I/O standards

1. From the **Assignments** menu, open the **Pin Planner**.




2. Make sure the **Top View** of the device is displayed. If not, select **Package Top** from the **View** menu.
3. In the **Pin Planner** toolbar, make sure that the **Show I/O Banks** toolbar button  has been enabled. If you are unsure of which button this is, you can also find this option in the **View** menu.



4. In the **Groups List** window of the **Pin Planner**, locate the **dataa** input bus, and click it once to select it. Then, **click and drag** the **dataa** bus from the **Groups List** window and **drop** into the **IOBANK_2** box of the **Package View** (the top side of the chip).

The display for *IOBANK_2* will now change to indicate that I/O Bank 2 has 8 assigned pins out of 43 total pins. Assigning signals to an I/O bank like this gives the Fitter the freedom to place the signals anywhere within the specified I/O bank.

- In the **Groups List**, right-click on the **dataa** bus and select **Node Properties**.




- In the **Node Properties** dialog box, set the **I/O standard** for **dataa** to **2.5 V**. Click **OK**.

The screenshot shows the 'All Pins' list in the software. The table has columns for Node Name, Direction, Location, I/O Standard, I/O Bank, and Vref Group. The 'I/O Standard' column for all pins is now '2.5 V'. Two blue circles are drawn around the 'Location' and 'I/O Standard' columns to highlight the changes.

Node Name	Direction	Location	I/O Standard	I/O Bank	Vref Group
dataa[7]	Input	IOBANK_2	2.5 V	2	
dataa[6]	Input	IOBANK_2	2.5 V	2	
dataa[5]	Input	IOBANK_2	2.5 V	2	
dataa[4]	Input	IOBANK_2	2.5 V	2	
dataa[3]	Input	IOBANK_2	2.5 V	2	
dataa[2]	Input	IOBANK_2	2.5 V	2	
dataa[1]	Input	IOBANK_2	2.5 V	2	
dataa[0]	Input	IOBANK_2	2.5 V	2	

Notice that the All Pins list reflects the I/O standard change for all of the individual *dataa* pins. You could have assigned the location and changed the I/O standard using the All Pins list as well.

- Using either the **Package View** or the **All Pins List**, assign the **datab** bus to **IOBANK_2**.
- Set the **I/O Standard** for the **datab** bus to **1.8 V** using the **Node Properties** dialog box.
- Assign the **q** output bus to **IOBANK_3** and set the **I/O standard** to **1.8 V**.
- Assign both **read** and **write addresses** to **IOBANK_3** and set the **I/O standard** to **1.8 V**.
- Using the **All Pins List**, assign **clk1** to **Pin H16** and set the **I/O standard** to **1.8 V**.
- Using the **All Pins list**, assign **wren** to **IOBANK_3** and set the **I/O standard** to **1.8 V**.



Was the analysis successful? Check the messages in the **Messages** window or the **Fitter Messages** in the **Compilation Report**. They should read as shown above.

- Review the **I/O Analysis Messages** and determine the cause of the error. Expand the error messages to get more detail as to why each pin of the **dataa** bus is not being placed successfully.

Determining the cause of the I/O placement failure requires reading the error messages carefully and having a little understanding of Cyclone II devices or general FPGA I/O blocks. See if you can understand and correct the cause of the errors on your own. If you do not have a lot of Cyclone II device or general FPGA experience, then steps 4-6 will show you how to correct the errors.

- Bring the **Pin Planner** to the foreground again.

*Notice that you have assigned the **dataa** and **datab** input buses to **I/O Bank 2** but set different **VCCIO (1.8 & 2.5)** voltage levels for them. **Cyclone II** FPGAs, like all Altera FPGA devices, allow for only one VCCIO per I/O bank.*

- Using the **Groups List**, expand the **datab** group and change the **I/O standard** setting for the group and all the individual **datab** signals to **2.5 V**. Make sure the **datab** group as well as each individual signal in the group is set to 2.5 V.


*Tip: Try changing the I/O standard for just **datab[7..0]** in the Groups List and placing your cursor at the lower right corner of the I/O standard cell for this signal. You can use auto-fill, a standard spreadsheet operation, to fill in the changed I/O standard for the rest of the **datab** bus located below **datab[7..0]**.*

- Re-run **I/O Assignment Analysis**. Click **OK** when complete.

See how quickly and easily you can check your I/O placement assignments without running a full compilation!

- To see where the fitter placed your I/O, click on the  button in the **Pin Planner** toolbar or from the **View** menu choose **Show ⇒ Show Fitter Placements**.

Top View - Wire Bond Cyclone II - EP2C5F256C6




*You can see that fitter-selected pins appear in green in the **Pin Planner** as shown above.*

Step 3: Back-annotate pin assignments to lock placement


This is the step you would use once you have produced a verified pin-out to begin board design. Now you need to make sure that the pin locations are not moved during successive compilations.

1. From the **Assignments** menu, select **Back-Annotate Assignments** to open the **Back-Annotate Assignments** dialog box. The dialog box may appear slightly different from the screenshot below.



2. In **Assignments to back-annotate**, enable **Pin & device assignments** (default setting) as shown above. Click **OK**.

Top View - Wire Bond Cyclone II - EP2C5F256C6




Notice how all the I/O pins that were green earlier have changed to a green and red hatch pattern. This indicates that the locations that were fitter-assigned I/O are now user-assigned I/O and have been written into your .QSF file as constraints.

Step 4: Transfer pin assignments to original revision


Now you should carry these pin assignments from your current design revision to the original revision (in case you decide to choose that revision later). To do this, you will export the assignments as a .CSV file and import them into the original pipemult revision.

1. With the **Pin Planner** as the active window, go to the **File** menu and select **Export**. In the **Export** dialog box, type the filename **io_assignments.csv** and click **Export**.




2. Use the drop-down menu at the top of the **Quartus II** window to change the revision back to **pipemult**.

- From the **Assignments** menu, select **Import Assignments**.



- In the **Import Assignments** dialog box, click the browse button by **File name:** and choose **io_assignments.csv**. Click **Open** and then **OK**.
- Open the **Pin Planner** to see that the assignments were imported correctly.

Top View - Wire Bond Cyclone II - EP2C5F256C6



*Remember that the green pins are the fitter-placed locations from the previous compilation of the revision **pipemult**. The red pins are the pins imported from the **pipemult_lc** revision, and the green and red hatched pins are intersecting*

assignments between the two revisions of the project. The green locations will all move during the next compile.

6. Turn off the viewing of fitter placements by clicking  or by turning off the option in the **Show** submenu of the **View** menu.


Step 5: Add a migration device and validate cross-migration I/O

Now you'll see what happens to a pin when the pin's function changes when moving a design to a migration device. You can add migration devices to a project at any point if you expect to later move the design to another device. The Pin Planner Pin Migration View keeps track of possible issues you may have with your I/O assignments during a migration.

1. Create a new revision of the project called **pipemult_migration**, based off of the **pipemult** revision. Switch to the new revision in either the Revisions dialog box or the menu in the toolbar, and reopen the Pin Planner.
2. In the Package View, look at pin **L12** to determine whether a signal is already assigned to this pin. If the pin is white, no signal is assigned to this pin. Proceed to the next step. If a signal is already assigned to this pin, skip to 7.
3. In the All Pins list, click the **New Node**  button, or scroll to the bottom of the list, and click in the <<new node>> cell in the Node Name column.
4. Name the new node **reserved_pin**.
5. Double-click the cell in the **Location** column for this new node, and select **PIN_L12** from the list.
6. In the **Reserved** column, set the reserve type to **As input tri-stated**.

In the Package View, you should now see that pin L12 is colored blue, indicating that the pin is reserved.


7. From the **View** menu, select **Pin Migration View**.



	Pin Number	No Migration		
		Pin Function	I/O Bank	VREF Group
1	PIN_A1	GND		
2	PIN_A2	VCCIO2	2	
3	PIN_A3	Column I/O	2	B2_N1
4	PIN_A4	Column I/O	2	B2_N1
5	PIN_A5	Column I/O	2	B2_N1
6	PIN_A6	Column I/O	2	B2_N1
7	PIN_A7	Column I/O	2	B2_N1
8	PIN_A8	Column I/O	2	B2_N1
9	PIN_A9	Column I/O	2	B2_N0
10	PIN_A10	Column I/O	2	B2_N0
11	PIN_A11	Column I/O	2	B2_N0
12	PIN_A12	Column I/O	2	B2_N0
13	PIN_A13	Column I/O	2	B2_N0
14	PIN_A14	Column I/O	2	B2_N0
15	PIN_A15	VCCIO2	2	

The Pin Migration View appears. It only displays pin information for the current device because we have not selected any migration devices yet.

8. Click **Device** to open the Settings dialog box to the Device category.
9. Click **Migration Devices**, and turn on the option to **Show all speed grades**.



10. Select the **EP2C8F256I8** from the list, and double-click it or click > to move it to the list of migration devices. Click **OK**. Click **OK** again to close the Settings dialog box.
11. In the Pin Migration View window, you can now see pin information about the migration device. Turn on the **Show migration differences** option and look for pin L12.

	Pin Number	Migration Result			Migration Devices					
					EP2C5F256C6			EP2C8F25618		
		Pin Function	I/O Bank	VREF Group	Pin Function	I/O Bank	VREF Group	Pin Function	I/O Bank	VREF Group
13	PIN_G4	NC			NC			Row I/O	1	B1_N0
14	PIN_H6	NC			NC			Row I/O	1	B1_N0
15	PIN_J6	NC			NC			Row I/O	1	B1_N0
16	PIN_J10	VCCINT			NC			VCCINT		
17	PIN_K6	NC			NC			Column I/O	4	B4_N1
18	PIN_K7	NC			NC			Column I/O	4	B4_N1
19	PIN_K8	VCCINT			NC			VCCINT		
20	PIN_K13	NC			NC			Row I/O	3	B3_N1
21	PIN_L12				Column I/O	4	B4_N0	Row I/O	3	B3_N1
22	PIN_N3	NC			NC			Row I/O	1	B1_N1
23	PIN_N4	NC			NC			Row I/O	1	B1_N1
24	PIN_N6	NC			NC			Column I/O	4	B4_N1
25	PIN_N7	NC			NC			Column I/O	4	B4_N1
26	PIN_P6	NC			NC			Column I/O	4	B4_N1
27	PIN_R6	NC			NC			Column I/O	4	B4_N1

Notice that this pin moves from I/O bank 4 in the current device to I/O bank 3 in the migration device. Thus, the **Migration Result** columns are blank, indicating that a signal on this pin cannot migrate to the faster chip. Let’s verify this with I/O Assignment Analysis.

- Close the Pin Migration View. From the **Processing** menu, go to **Start** and select **Start I/O Assignment Analysis** or click on the button in the Pin Planner toolbar. Click **OK** once the analysis is complete.

What happened? I/O Assignment Analysis failed because the assignment on pin L12 cannot exist both in the current device and the migration device. If you now look at pin L12 in the Package View, you’ll notice an X on the pin, indicating it as NC, or no connect. Even though a signal can be assigned to this pin in one device or the other, the Pin Planner prevents us from assigning it here if the faster device is used as a migration device because the functionality of the pin changes.

- Switch the revision back to **pipemult** and close the Pin Planner.

Exercise Summary

- Assigned pin locations using the Pin Planner
- Back-annotated pin locations from prior compilation
- Verified I/O placement and constraints using I/O assignment analysis
- Used the Pin Migration View to see the affect of device migration on an I/O assignment

END OF EXERCISE 5

Exercise 6

Exercise 6

Objectives:

- *Follow the steps to using TimeQuest*
- *Apply constraints to a design using TimeQuest GUI*
 - *create_clock*
 - *set_input_delay*
 - *set_output_delay*

Table 3

	Worst Setup Slack	Worst Hold Slack
pipemult revision		
pipemult_lc revision		
pipemult_lc_phys_syn revision		


Step 1: Synthesize the design

1. Verify that you are using the **pipemult** revision and click  to synthesize the design.


Though you could also perform a full compilation, performing synthesis allows you to quickly generate a netlist in order to start constraining. And even though the pipemult revision has been previously compiled, we want to highlight the recommended tool flow.

Step 2: Start TimeQuest and setup timing netlist for analysis

1. From the main Quartus II toolbar, click  or, from the **Tools** menu, select **TimeQuest Timing Analyzer**. Click **No** that you do not want to generate an .SDC file from a .QSF file.



*The window above opens. You will now go through the steps to using **TimeQuest**.*



2. Create a timing netlist. From the **Netlist** menu, select **Create Timing Netlist** and change the **Input netlist** type to **Post-map** OR in the **Console** pane, type **create_timing_netlist -post_map**.


*A green checkmark appears next to **Create Timing Netlist** in the **Tasks** pane to indicate the command was successful. Notice there is a message in the **Console** pane (in blue) indicating that **TimeQuest** is not the default timing analysis tool. You will correct that later in the exercise. You can also double-click on **Create Timing Netlist** in the **Tasks** pane, but that would not have given you the option to use a post-map netlist, so it was not used in this case.*

3. Read an SDC file. Simply type **read_sdc** at the **tcl>** prompt in the **Console** pane.

*A message appears indicating that an SDC file has not been found. This is correct. Since you did not specify a filename, **TimeQuest** automatically looked for any SDC files that were added to the project and then an SDC file sharing the same name as the current revision **pipemult**, neither of which exists.*

*There should now be a green checkmark next to **Read SDC File** indicating you tried to read an SDC file. Instead, you will enter SDC commands directly in the GUI.*

*While entering the following commands, double-check that you've entered the command correctly. Otherwise, you may have to recreate the netlist and start over. The use of an SDC file would prevent this problem since all commands are stored and can be edited at any point. However, here we want to examine the most basic use of **TimeQuest** by entering commands directly.*



Your **Tasks** pane should look like the above.

Step 3: Manually add clock constraint

1. Use the **Create Clock** command to add a **6 ns** clock constraint to the **clk1** input.
 - a. From the **Constraints** menu in **TimeQuest**, select **Create Clock...**
 - b. In the **Create Clock** dialog box, type **clk1** as the clock name.

We are using the same name as the clock node but you can name the clock whatever you want.


- c. In the **period** field, type **6**.

Notice you can enter the waveform edges to create a non-50% duty-cycle clock. We will leave that blank since this clock's duty cycle is 50%.

- d. In the **targets** field, click on the browse button .


*This opens the **Name Finder** window.*

- e. In the **Name Finder**, choose **get_ports** from the **Collection** drop-down menu. In the **Matches** section, click **List**.
 - f. Double-click on **clk1** in the list of matches.



Notice the bottom of the dialog box shows the SDC command for the target you selected.

- g. Click **OK**.



The **Create Clock** dialog box should appear as shown above. Again at the bottom, the SDC equivalent command for the options set is displayed.

- h. Click **OK**.

Your clock constraint has now been added. At this point, you could update the timing netlist. But, we will add the I/O constraints first.

Step 4: Manually add I/O constraints

- Use the **Set Input Delay** command to set a **maximum** input delay of **3.25 ns** to both 8-bit input buses **dataa** and **datab**, with respect to **clk1**.

- From the **Constraints** menu in **TimeQuest**, select **Set Input Delay**.

- Fill in the window with the following information:


Clock name = **clk1** (use drop-down)

Input Delay Options = **Maximum (Leave Rise/Fall to Both)**

Delay Value = **3.25**

Targets = **[get_ports data*]**

*You could have used the browse button and Name Finder to locate all of the data inputs (like you did with **clk1**), but sometimes, especially with buses, it is just easier to type in a command directly and use wildcards. If you didn't know the name of the bus, you could still use the Name Finder and add the wildcard in the Name Finder SDC command field after selecting the signals that make up the bus.*



*Your **Set Input Delay** dialog box should look like the above.*

- Click **OK**.
- Use the **Set Input Delay** command to set a **minimum** input delay of **1.75 ns** to both 8-bit input buses **dataa** and **datab**, with respect to **clk1**. To do this, simply click on the **tbl>** prompt in the **Console** pane and hit the up arrow on your keyboard. The last command entered (the *set_input_delay -max* constraint) will appear. Edit the line to change **-max** to **-min** and **3.25** to **1.75**, and hit the **Enter** key.

3. Similar to the above, use the **Set Output Delay** command (**Constraints** menu or typing the command) to set a **maximum** output delay of **0.7 ns** to the 16-bit **q** output bus, with respect to **clk1**. Using a wildcard here will be very handy.
4. Use the **Set Output Delay** command again to set a **minimum** output delay of **0.0 ns** to the 16-bit **q** output bus, with respect to **clk1**.
5. Use the **Set Input Delay** command from the **Constraints** menu to constrain all **rdaddress** and **wraddress** inputs to a **maximum** delay of **2.5 ns** and a **minimum** of **1.0 ns**, with respect to **clk1**.

Step 5: Update the timing netlist

1. Update the timing netlist. In the **Tasks** pane of the TimeQuest GUI, double-click **Update Timing Netlist**.

This takes any constraints that were entered (stored in memory) and applies them to the current timing netlist.

Step 6: Use TimeQuest reports to verify all constraints entered correctly

Now that the netlist has been updated, you can begin generating various reports. The first ones you want to run are to check the timing constraints you entered.

1. In the **Tasks** pane, double-click **Report SDC**.

*In the **Report** pane, a new folder called **SDC Assignments** appears containing three reports called **Create Clock**, **Set Input Delay** and **Set Output Delay**. Do these look like all of the constraints that you entered?*

2. In the **Tasks** pane, double-click on **Report Clocks**.

Use this report to verify that your clock(s) have been entered correctly and applied to the correct ports or pins.

3. In the **Tasks** pane, double-click on **Report Ignored Constraints**.

This report will list any constraints that you entered that were ignored by TimeQuest. For example, if you typed an incorrect port name that caused your SDC command to be ignored when you entered it, then it would appear in the Ignored Constraints folder. Are any of your constraints showing up as ignored that should not be?

4. In the **Tasks** pane, double-click on **Report Unconstrained Paths**.

Use this report to ensure you have a fully constrained design. Are there any missing constraints? If so, what is missing?

5. Look through the reports in the **Unconstrained Paths** report folder to see what is missing.

The **Unconstrained Paths Summary** (in red) should indicate to you that 1 input port and 1 input port path have been left unconstrained. Open the **Setup Analysis & Hold Analysis** folders to verify which port/path they are.

Do you see that the **wren** input port is not constrained? Because of this, the path from the **wren** port to the **write enable input register for ram** is also unconstrained.

- Use the **Set Input Delay** command from the **Constraints** menu to constrain **wren** to a **maximum** delay of **2.5 ns** and a **minimum** of **1.0 ns**, with respect to **clk1**.

Notice when you enter new constraints that all of your previous reports are displayed in yellow and indicate that they are “Out of Date.” This is because the current reports do not reflect the new constraint you just entered. To fix this, you would need to update your timing netlist again and re-run all reports. In the GUI, there’s an even easier way to do this.

- In the **Report** pane, right-click on any report and select **Regenerate All Out of Date**.

Is your design fully constrained now?

Step 7: Write SDC file


Now you want to save all of your timing constraints into an SDC file so that you can use them to guide the fitter during compilation. To do this, you will have TimeQuest write out an SDC file based on all current constraints.

- Write an output SDC file. In the **Tasks** pane of the **TimeQuest** GUI, double-click **Write SDC File** and name the file **pipemult.sdc**.


Step 8: Run compilation using SDC file

- Bring the **Quartus II** software to the foreground.
- From the **Assignments** menu, choose **Timing Analysis Settings**.

The **Settings** dialog box opens with the **Timing Analysis Settings** category selected.



- Enable **Use TimeQuest Timing Analyzer during compilation** as shown above.



4. Add your **pipemult.sdc** file to the project. In the **Settings** dialog box, click on the **TimeQuest Timing Analyzer** category (under **Timing Analysis Settings**). Use the browse button  to locate the file **pipemult.sdc**, click **OK**, and then click **Add**.
5. Click **OK** to close the **Settings** dialog box.
6. Click on  or select **Start Compilation** from the **Processing** menu.
7. When compilation is complete, open the **TimeQuest Timing Analyzer** folder in the **Compilation Report**.

Are you meeting or missing timing? A quick glance of the summary reports will tell you. Are any shown in red? If not, then your timing has been validated. You do not need to check any further.

8. Record the setup and hold slack in **Table 3** (beginning of exercise).

Step 9: Apply SDC file to pipemult_lc revision

Now you can use your SDC file to check timing on the pipemult_lc revision.

1. Use the drop-down menu at the top of the **Quartus II** window to change the revision back to **pipemult_lc**.
2. Enable **TimeQuest** to be used during compilation (**Assignments** ⇒ **Timing Analysis Settings**).
3. Add **pipemult.sdc** to the project as the timing file.
4. Perform a full compilation of the **pipemult_lc** revision.
Is this revision meeting or missing timing?
5. In the **Compilation Report**, look at the **Setup Summary** and **Hold Summary** reports. Record the setup and hold slack values in Table 3.

Here you will see that *clk1* is missing setup timing by over 0.6 ns. Let's investigate further.

6. Open **TimeQuest**.


This time, since you know you have an SDC file that fully constrains your design and you have added this SDC file to the project, you can use the **Tasks** pane to quickly generate reports.

7. Generate a **Setup Summary** report. In the **Tasks** pane, double-click **Report Setup Summary**.

Notice the green check marks next to **Create Timing Netlist**, **Read SDC File** and **Update Timing Netlist**. By using the **Tasks** pane to run a report, it has automatically executed the steps needed to generate that report. This is a handy shortcut the GUI provides. You could perform the same shortcut by executing these individual commands from a script file.

In the **Report** pane, the **Summary (Setup)** report is shown in red to indicate a failure (as we already know).

8. Generate reports with more detail. In the **Summary (Setup)** report, highlight **clk1**. Right-click and choose **Report Timing**.



9. In the **Report Timing** dialog box, in the **Paths** section, change **Report number of paths** to **20**. In the **Output** section, use the **Detail level:** drop-down menu to select **Summary**. Click the **Report Timing** button.

*The **Setup: clk1 Summary** report appears. Notice that you have at least 20 failing paths. What's common about these paths? Notice the names of the source nodes and destination nodes.*

*All of your multiplier logic has been placed between two register stages, one input stage and one output stage. As a result of implementing this multiplier using logic cells, there is now too much logic in between these registers which is causing a timing failure. If you want to verify this, you can use the **Technology Map Viewer** to see the resources used by the filter. Do the following:*

- a. Switch back to the Quartus II software, and open the Technology Map Viewer from the Tools menu.
- b. Right-click on any block and choose **Viewer Options**. In the **Filtering** section, disable **Number of filter levels**. Click **OK**.
- c. Descend two levels down into the **mult** subdesign.
- d. Highlight the output pin **OUT1**. Right-click and choose **Filter** ⇒ **Sources**. You will see the register named **output_reg[0]**. This is the multiplier output register. So there is no logic between the multiplier output register and the multiplier output pin.
- e. Highlight **output_reg[0]**, right-click, and choose **Filter** ⇒ **Sources** again.

Now you will see two levels of logic (part of the multiplier function) and 3 source registers.


- f. Highlight one of the 3 source registers, right-click and choose **Filter** ⇒ **Sources** again.

Now you see the source register's data input (SDATA) is fed directly by an input pin. Thus, synthesis has placed all of the multiplier logic in between a bank of input and output registers. You can try these same steps on any of the multiplier output pins and you will see the same.


Step 10: Enable physical synthesis on a new revision

Before you use the physical synthesis option to try to further improve your clock timing, create another new revision. This is helpful because if your design takes a long time to compile and you don't like the results of your physical synthesis, you can quickly change back to the previous version without recompiling the entire design again.

1. From the **Project** menu in the Quartus II software, select **Revisions**.
2. In the **Revisions** dialog box, click on the **Create** button.



3. Type in **pipemult_lc_phys_syn** as the **Revision name**. Leave all other defaults and click **OK**.
4. Click **OK** to close the **Revisions** dialog box.
5. From the **Assignments** menu, select **Settings**. Go to **Physical Synthesis Optimizations** found in the **Fitter Settings** category.
6. In the **Fitter optimizations** box, enable **Perform register retiming**. Leave the **Physical synthesis effort** set to **Normal**.



This feature will now to try to balance the combinatorial logic between registers to improve the system performance.

7. Click **OK** to close the **Settings** dialog box.
8. Click  to perform a full compilation.

By creating a new revision based on pipemult_lc, all of the settings for pipemult_lc were carried over (e.g. SDC file, I/O assignments), so there is no need to specify them.

9. When compilation is complete, check to see if your timing has been met. Record the setup and hold slack values in Table 3.

You now have two revisions that meet your timing specifications. Remember that if your design uses multipliers, the default settings (using embedded multipliers) should be your first option as the design will perform faster and use less logical resources. If you run out of embedded multipliers, then the logic array may still be an option with a little optimization.

Step 11: Compare the original results versus the revision results

1. From the **Project** menu, select **Revisions**.
2. In the **Revisions** dialog box, click **Compare**.

A table now displays comparing the assignments and results of the 4 revisions you have created. Across the 4 revisions, compare:

- *Total number of logic elements (Fitter section)*
- *Total number of registers (Fitter or Analysis & Synthesis section)*
- *Total embedded multiplier 9-bit elements (Fitter section)*
- *Setup & hold slack (TimeQuest section)*

Exercise Summary

- Practiced basic steps for using TimeQuest
- Entered SDC timing constraints for analysis

END OF EXERCISE 6

Exercise 7

(Nios II or DSP Development Board
Programming Lab)

Exercise 7


Objectives:

- *Create a chain description file (CDF) to use in programming a JTAG chain*
- *Use the Quartus II Programmer to configure a device*

Step 1: Connect development board & open Quartus II project

1. Take out your **Nios II** or **DSP** (usually indicated in one corner) development board. Connect power to the board (DSP boards must also be switched on) and connect the download cable as follows:
 - **USB-Blaster cable:** Connect to a powered USB port on your PC or laptop. If the Windows New Hardware Wizard opens, choose to manually find the USB Blaster driver (**Have Disk...** option). The driver is located in **C:\altera<Quartus_II_install_version>\quartus\drivers\usb-blaster\x32**.
 - **ByteBlasterII or ByteBlasterMV cable:** Connect to the parallel port of your PC or laptop.
2. Connect the 10-pin female connector of the download cable to the 10-pin JTAG header on your development board (it will be marked). The “tail” of the JTAG cable should hang off the board, not across it, matching pin 1 of the cable with pin 1 of the board header. Ask your instructor if you are having trouble locating the header or figuring out the orientation.
3. **Open** the project **top_counter.qpf** located in the **<lab_install_directory>\QIIF7_1\Ex7\counter_nios** or **<lab_install_directory>\QIIF7_1\Ex7\counter_dsp** directory, depending on which development kit you are using.

This project contains a simple 2-digit decimal counter.



4. At the top of the Quartus II window (example above), use the drop-down menu to choose the correct project revision for your **Nios II** or **DSP** development board. (Look at the part number on or near the device or ask your instructor).

*You may also change revisions by opening the **Revisions** dialog box from the **Project** menu.*

Step 2: Open and set up Programmer to configure device

1. From the **Tools** menu, select **Programmer** (or click  in the toolbar).

*This will open a **CDF** file. The **CDF** file lists all of the devices in your configuration or JTAG chain along any associated programming or configuration files.*


2. **Save** the **CDF** file. Use the default name.
3. Locate the **Hardware Setup** button at the top of the **CDF** file. The field to the right of this button should display the name of the programming cable you are using: **USB-Blaster**, **ByteBlasterII**, or **ByteBlasterMV**.

*If this window reads anything else or displays the wrong cable, click the **Hardware Setup** button and select **USB-Blaster**, **ByteBlasterII**, or **ByteBlasterMV** from the drop-down menu of **Currently selected hardware**. Click **Close**.*

*If the **download** cable you are using is not listed in the **Available Hardware** window, please let the instructor know as the drivers may not have been loaded correctly onto your PC.*

4. Back in the **CDF** file, use the drop-down **Mode** field to choose **JTAG**, if it is not already selected.
5. In the main programming window, you should see the **counter_<device>.sof** (configuration) file listed along with its target device.

*If you do not see the **counter_<device>.sof** configuration file listed in the programmer window, click the **Add File** button and select it.*



6. Enable the **Program/Configure** option for the configuration file and target device as shown above.

Remember if you want to bypass any devices in your JTAG chain, you can simply leave this option unchecked for those devices.

7. Click the **Start** button to begin configuration.

*The LED display should begin counting from 0 to 99 when configuration is complete.
The counter's reset signal is controlled by:*

SW8-CPU Reset (Nios boards)

SW6 (Cyclone II DSP board)

SW4 (Stratix II DSP boards)

SW0 (Stratix DSP boards)

Exercise Summary

- Created a Chain Description File (CDF)
- Programmed an FPGA device

END OF EXERCISE 7

Optional Exercise

(Quartus II Simulation)


Optional Exercise

Objectives:

- Create a Vector Waveform (.cvwf) input stimulus file
- Run a functional simulation
- Examine the simulation output for verification of the design

Step 1: Set up Simulator

1. Open the **pipemult.qpf** project located in the **QIIF7_1\Opt Ex** directory.
Any of the revisions will work for this exercise.
2. From the **Assignments** menu select **Settings**.
3. In the **Simulator Settings** category, select **Functional** from the **Simulation mode** drop-down menu.



4. For simulation input, type **pipemult.cvwf** (shown above). Click **OK**.

Step 2: Create .vwf file

1. From the **File** menu, select **New**. From the **New** dialog box, select the **Other Files** tab. In the **Other Files** tab, select **Vector Waveform File** and click **OK**.


Step 3: Enter signals

1. From the **Edit** menu, go to the **Insert** submenu and select **Insert Node or Bus**. In the **Insert Node or Bus** dialog box, click the **Node Finder** Button.
2. In the **Node Finder**, go to the **Filter** box and select **Pins: all** from the drop down menu. Now click the **List** button.
3. Select **clk1**, **dataa**, **datab**, **wraddress**, **rdaddress**, **wren**, and **q**. Click on the **>** button to copy these pins to the **Selected Nodes** area. Click **OK**. Click **OK** again in the **Insert Node or Bus** dialog box.
4. In the .vwf file, highlight **dataa**, **datab**, **wraddress**, **rdaddress** and **q**. Right-click and select **Properties**. Change the radix from **Binary** to **Hexadecimal**. Click **OK**.
5. From the **Edit** menu, select **End Time**. In the **End Time** dialog box, set the **Time** to **100 ns**. Make sure the units are set correctly. Click **OK**.
6. Click the **Zoom** tool  to select it. Right-click anywhere in the waveforms to zoom out until the entire 100 ns of the simulation is visible. Change back to the normal select tool.

Step 4: Set stimulus

1. The .vwf file should contain all the nodes you have selected. Enter the input waveforms for **clk1**, **dataa**, **datab**, **wraddress**, **rdaddress** and **wren** as shown below.

To edit a waveform (as shown in the presentation), highlight the waveform or a section of the waveform and edit (overwrite) with the correct value from the toolbar or Edit menu. You can use the Insert Clock and Insert Count Value tools as shortcuts when entering the waveforms.



Step 5: Save and simulate stimulus file


1. **Save** the simulation file as **pipemult.cvwf** (a compressed vector waveform file).
2. From the **Processing** menu select **Start Simulation** .

Did you get an error message? Do you remember what you must do before you can perform a functional simulation?

3. From the **Processing** menu select **Generate Functional Simulation Netlist**.
4. Once again, **Start Simulation**. Once the simulation is complete, a box appears “Simulation was Successful.” Click **OK**.

Step 6: Examine results

1. The **Simulation Report** automatically opens when simulation begins.



2. The **Simulation Waveform** in the simulator report should appear similar to the image above.

Exercise Summary

- Created a .CVWF file
- Performed functional simulation
- Used simulation report to view simulation results

END OF OPTIONAL EXERCISE