

### 512K x 8 SRAM MODULE

#### SYS8512FKX-70/85/10/12

Issue 5.0: November 1999

## Description

The SYS8512FKX is plastic 4M Static RAM Module housed in a standard 32 pin Dual-In-Line package organised as 512K x 8. The module utilises fast SRAMs housed in TSOP packages, and uses double sided surface mount techniques, buried decoder and dual board construction to achieve a very high density module.


The module has Chip Select, Write Enable and Output Enable control inputs; the Output Enable pin allows faster access times than address access during a Read Cycle.


#### **Features**

- Access Times of 70/85/100/120 ns.
- Low seated height
- 32 Pin 0.6" Dual-In-Line package with JEDEC compatible pinout.
- 5 Volt Supply ± 10%.
- Low Power Dissipation:

Average (min cycle) 605mW (maximum). Standby (CMOS) 44mW (maximum).

- Completely Static Operation.
- · Equal Access and Cycle Times.
- All Inputs and Outputs Directly TTL Compatible.
- On-board Supply Decoupling Capacitors.





ISSUE 5.0 November 1999 SYS8512FKX-70/85/10/12

#### **DC OPERATING CONDITIONS**

# **Absolute Maximum Ratings** (1)

Parameter	Symbol	min	typ	max	unit
Voltage on any pin relative to V <sub>ss</sub>	$V_{\scriptscriptstyleT}$	-0.3V	-	+7	V
Power Dissipation	$P_{\scriptscriptstyleT}$	-	1	-	W
Storage Temperature	$T_{\scriptscriptstyleSTG}$	-55	-	+150	°C

Notes:

(2)  $V_{t}$  can be -3.5V pulse of less than 20ns.

Recommended Operating Conditions									
Parameter	Symbol	min	typ	max	unit				
Supply Voltage	V <sub>cc</sub>	4.5	5.0	5.5	V				
Input High Voltage	$V_{_{\mathrm{IH}}}$	2.2	-	Vcc + 0.3	V				
Input Low Voltage	$V_\scriptscriptstyle IL$	-0.3	-	0.8	V				
Operating Temperature	$T_A$	0	-	70	°C				
	$T_Al$	-40	-	85	°C (I)				

DC Electrical Characteristics (V <sub>CC</sub> =5V±10%) TA 0 to 70°C										
Parameter S	min	typ <sup>(2)</sup>	max	Unit						
I/P Leakage Current A0~A16, OE	I <sub>LI1</sub>	0V - V <sub>IN</sub> - V <sub>CC</sub>	-	-	±8	μA				
Output Leakage Current D0~D7	I <sub>LO</sub>	$\overline{\text{CS}} = V_{\text{IH,}} V_{\text{I/O}} = \text{GND to } V_{\text{CC}}$	-	-	±8	μΑ				
Operating Supply Current	I <sub>cc</sub>	$\overline{\text{CS}} = V_{_{\text{IL}}}, I_{_{\text{I/O}}} = 0\text{mA}, V_{_{\text{IL}}} - V_{_{\text{IN}}} - V_{_{\text{CC}}} - 2.1\text{V}$	-	16	45	mA				
Average Supply Current TTL levels	I <sub>CC1</sub>	Min. Cycle, $\overline{CS} = V_{IL}$ , $V_{IN} = V_{IL}/V_{CC}$ -2.1V	-	70	110	mΑ				
CMOS levels	I <sub>CC2</sub>	Min. Cycle, $\overline{\text{CS}}$ - 0.2V, $V_{\text{IN}}$ = 0.2V/ $V_{\text{CC}}$ -0.2V	-	24	40	mA				
Standby Supply Current TTL levels	I <sub>SB</sub>	$\overline{\text{CS}}$ ,A17-A18 = $V_{\text{CC}}$ -2.1V, $V_{\text{IL}}$ - $V_{\text{IN}}$ - $V_{\text{CC}}$ -2.1V	-	5	12	mA				
CMOS levels	I <sub>SB1</sub>	$\overline{\text{CS}}$ ,A17-A18 = $V_{\text{CC}}$ -0.2V, 0.2 - $V_{\text{IN}}$ - $V_{\text{CC}}$ -0.2V	-	0.2	8	mΑ				
-L Part	I <sub>SB2</sub>	As above	-	10	500	μΑ				
Output Voltage	$V_{OL}$	I <sub>OL</sub> = 2.1mA	-	-	0.4	V				
	$V_{OH}$	I <sub>OH</sub> = -1.0mA	2.4	-	-	V				

Typical values are at  $V_{cc}$ =5.0V, $T_{A}$ =25°C and specified loading.

<sup>(1)</sup> Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

SYS8512FKX-70/85/10/12 ISSUE 5.0 November 1999

Capacitance (V <sub>CC</sub> =5V±10%,T <sub>A</sub> =25	Note: Capacitano	d, not measured.		
Parameter	Symbol	Test Condition	max	Unit
Input Capacitance (CS, A17, A18)	$C_{IN1}$	$V_{IN} = 0V$	10	pF
I/P Capacitance (other)	$C_{_{\rm IN2}}$	$V_{IN} = 0V$	40	pF
I/O Capacitance	C <sub>I/O</sub>	$V_{I/O} = 0V$	40	pF

# **Operation Truth Table**

<u>cs</u>	ŌĒ	WE	DATA PINS	SUPPLY CURRENT	MODE
Н	X	X	High Impedance	I <sub>SB1</sub> , I <sub>SB2</sub>	Standby
L	L	Н	Data Out	I <sub>CC1</sub> , I <sub>CC2</sub>	Read
L	L	L	Data In	I <sub>CC1</sub> , I <sub>CC2</sub>	Write
L	Н	L	Data In	I <sub>CC1</sub> , I <sub>CC2</sub>	Write

Notes:  $H = V_{IH}$ :  $L = V_{IL}$ :  $X = V_{IH}$  or  $V_{IL}$ 

# Low $V_{\rm cc}$ Data Retention Characteristics - L Version Only

Parameter	Symbol	Test Condition	min	<i>typ</i> <sup>(1)</sup>	max				
$V_{\rm cc}$ for Data Retention	$V_{_{\mathrm{DR}}}$	CS - V <sub>cc</sub> -0.2V	2.0	-	-				
Data Retention Current		$V_{CC} = 3.0V, \overline{CS} = V_{CC}-0.2V$							
	CCDR2	$T_{OP} = 0C \text{ to } 70C$	-	9	230		μΑ		
	I <sub>CCDR3</sub>	$T_OP^{} = T_Al^{}$	-	-	310		μΑ		
Chip Deselect to									
Data Retention Time	t <sub>CDR</sub>	See Retention Waveform	0	-	-	0	-	-	ns
Operation Recovery Time	$t_R$	See Retention Waveform	5	-	-	0	-	-	ms

**Output Load** 

Notes (1) Typical figures are measured at 25°C.

(2) This parameter is guaranteed not tested.

#### AC Test Conditions

- \* Input pulse levels: 0V to 3.0V
- \* Input rise and fall times: 5ns
- \* Input and Output timing reference levels: 1.5V
- \* Output load: see diagram
- \* V<sub>cc</sub>=5V±10%

ISSUE 5.0 November 1999 SYS8512FKX-70/85/10/12

# **AC OPERATING CONDITIONS**


Read Cycle										
		-	-70		-85		-10		-12	
Parameter	Sym	bol min	max	min	max	min	max	min	max	Unit
Read Cycle Time	$t_{RC}$	70	-	85	-	100	-	120	-	ns
Address Access Time	$\mathbf{t}_{AA}$	-	70	-	85	-	100	-	120	ns
Chip Select Access Time	$\mathbf{t}_{ACS}$	-	70	-	85	-	100	-	120	ns
Output Enable to Output Valid	$t_{OE}$	-	50	-	55	-	60	-	70	ns
Output Hold from Address Change	$t_{OH}$	10	-	10	-	10	-	10	-	ns
Chip Selection to Output in Low Z	$\mathbf{t}_{\text{CLZ}}$	10	-	10	-	10	-	10	-	ns
Output Enable to Output in Low Z	$t_{\text{OLZ}}$	5	-	5	-	5	-	5	-	ns
Chip Deselection to O/P in High Z	$\mathbf{t}_{\text{CHZ}}$	0	25	0	30	0	35	0	45	ns
Output Disable to Output in High Z	$t_{\text{OHZ}}$	0	25	0	30	0	35	0	45	ns

Notes. (1)  $t_{HZ}$  and  $t_{OHZ}$  are defined as the time at which the outputs achieve open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.

Write Cycle										
		-70		<i>-85</i>		-10		-12		
Parameter	Sym	min	max	min	max	min	max	min	max	Unit
Write Cycle Time	$t_{wc}$	70	-	85	-	100	-	120	-	ns
Chip Selection to End of Write	$t_{\text{cw}}$	60	-	80	-	90	-	100	-	ns
Address Valid to End of Write	t <sub>AW</sub>	60	-	80	-	90	-	100	-	ns
Address Setup Time	t <sub>AS</sub>	0	-	0	-	0	-	0	-	ns
Write Pulse Width	$t_{WP}$	55	-	65	-	75	-	85	-	ns
Write Recovery Time	$\mathbf{t}_{WR}$	5	-	5	-	10	-	10	-	ns
Write to Output in High Z	$t_{\text{WHZ}}^{(11)}$	0	25	0	30	0	35	0	40	ns
Data to Write Time Overlap	$t_{_{\mathrm{DW}}}$	30	-	35	-	40	-	45	-	ns
Data Hold from Write Time	$t_{\scriptscriptstyleDH}$	0	-	0	-	0	-	0	-	ns
Output active from end of write	$t_{\rm OW}^{~(10)}$	5	-	5	-	5	-	5	-	ns

SYS8512FKX-70/85/10/12 ISSUE 5.0 November 1999


# Read Cycle Timing Waveform (1,2)



Notes (1) WE is High for Read Cycle.


(2)  $t_{HZ}$  and  $t_{OHZ}$  are defined as the time at which the outputs achieve open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.

# Write Cycle No.1 Timing Waveform



ISSUE 5.0 November 1999 SYS8512FKX-70/85/10/12


#### **Write Cycle No.2 Timing Waveform**



#### **AC Characteristics Notes**


- (1) A write occurs during the overlap  $(t_{WP})$  of a low  $\overline{CS}$  and a low  $\overline{WE}$ .
- (2)  $t_{CW}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of write cycle.
- (3)  $t_{AS}$  is measured from the address valid to the beginning of write.
- (4)  $t_{WR}$  is measured from the earliest of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of write.
- (5) During this period, I/O pins are in the output state. Input signals out of phase must not be applied.
- (6) If CS goes low simultaneously with WE going low or after WE going low, outputs remain in a high impedance state.
- (7)  $D_{OUT}$  is in the same phase as written data of this write cycle.
- (8)  $D_{\text{OUT}}$  is the read data of next address.
- (9) If CS is low during this period, I/O pins are in the output state, and inputs out of phase must not be applied to I/O pins.
- (10) This parameter is sampled and not 100% tested.
- (11) t<sub>WHZ</sub> is defined as the time at which the outputs achieve open circuit conditions and is not referenced to output voltage levels. This parameter is sampled and not 100% tested.

# **Data Retention Waveform**




SYS8512FKX-70/85/10/12 ISSUE 5.0 November 1999

#### **Package Information**



Dimensions in mm

#### Ordering Information



Although this data is believed to be accurate the information contained herein is not intended to and does not create any warranty of merchantability or fitness for a particular purpose.

Our Products are subject to a constant process of development. Data may be changed at any time without notice. Products are not authorised for use as critical components in life support devices without the express approval of a company director.