--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 18.119 ns
From           : SRAM0_D[9]
To             : EMAC32:U_MIDIKBD_OB_EMAC|MAC32_TX:U_MAC32_TX|wbm_output_2
From Clock     : --
To Clock       : CLK_BRD
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 33.046 ns
From           : TSK3000A_MCU:U_MIDIKBD_OB_CPU_SubPart_MCU|MCU_Top:U_MCU|Regs_EX_MEM:U_Regs_EX_MEM|Reg_DoRegWrite
To             : SRAM1_D[7]
From Clock     : CLK_BRD
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 21.007 ns
From           : TEST_BUTTON
To             : SRAM0_A[7]
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 1.050 ns
From           : PS2B_CLK
To             : PS2_W:U_MIDIKBD_OB_PS2_W_1|PS2Controller:U_PS2Controller|ps2ClkIn_q1_Z
From Clock     : --
To Clock       : CLK_REF
Failed Paths   : 0

Type           : Worst-case Minimum tco
Slack          : N/A
Required Time  : None
Actual Time    : 7.464 ns
From           : WB_SPI32:U_MIDIKBD_OB_WB_SPI_1_SubPart_Port|spi32:U_spi|SPI_CLK
To             : TFT_TSC_CLK
From Clock     : CLK_BRD
To Clock       : --
Failed Paths   : 0

Type           : Worst-case Minimum tpd
Slack          : N/A
Required Time  : None
Actual Time    : 7.258 ns
From           : KEY_RETURN[0]
To             : HB[2]
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Clock Setup: 'CLK_BRD'
Slack          : N/A
Required Time  : None
Actual Time    : 17.35 MHz ( period = 57.628 ns )
From           : TSK3000A_MCU:U_MIDIKBD_OB_CPU_SubPart_MCU|MCU_Top:U_MCU|Regs_EX_MEM:U_Regs_EX_MEM|Reg_DoRegWrite
To             : TSK3000A_MCU:U_MIDIKBD_OB_CPU_SubPart_MCU|MCU_Top:U_MCU|Registers_GP:U_Registers_GP|ram_1_reg_41
From Clock     : CLK_BRD
To Clock       : CLK_BRD
Failed Paths   : 0

Type           : Clock Setup: 'ETH_TXC'
Slack          : N/A
Required Time  : None
Actual Time    : 94.77 MHz ( period = 10.552 ns )
From           : EMAC32:U_MIDIKBD_OB_EMAC|MAC32_TX:U_MAC32_TX|counter_tx[11]
To             : EMAC32:U_MIDIKBD_OB_EMAC|MAC32_TX:U_MAC32_TX|counter_tx[11]
From Clock     : ETH_TXC
To Clock       : ETH_TXC
Failed Paths   : 0

Type           : Clock Setup: 'ETH_RXC'
Slack          : N/A
Required Time  : None
Actual Time    : 97.87 MHz ( period = 10.218 ns )
From           : EMAC32:U_MIDIKBD_OB_EMAC|MAC32_RX:U_MAC32_RX|counter_rx[1]
To             : EMAC32:U_MIDIKBD_OB_EMAC|MAC32_RX:U_MAC32_RX|rx_error
From Clock     : ETH_RXC
To Clock       : ETH_RXC
Failed Paths   : 0

Type           : Clock Setup: 'JTAG_NEXUS_TCK'
Slack          : N/A
Required Time  : None
Actual Time    : 119.05 MHz ( period = 8.400 ns )
From           : TSK3000A_OCDS:U_MIDIKBD_OB_CPU_SubPart_OCDS|JtagDebugUnit:U_JtagDebugUnit|DebugPort:TSK3000_DebugPort|DataRegister:tsk3000_DebugDataRegister|NexusReg_Shift_0__Z
To             : TERMINAL:U_MIDIKBD_OB_TERMINAL_1|TERMINALCORE:U_terminal|TERMINALCORE_DATAREG_INOUT_WR_2:RegisterAcknowledge|sh_reg[1]
From Clock     : JTAG_NEXUS_TCK
To Clock       : JTAG_NEXUS_TCK
Failed Paths   : 0

Type           : Clock Setup: 'CLK_REF'
Slack          : N/A
Required Time  : None
Actual Time    : 185.74 MHz ( period = 5.384 ns )
From           : PS2_W:U_MIDIKBD_OB_PS2_W_1|PS2Controller:U_PS2Controller|count100usProc_cnt_2__Z
To             : PS2_W:U_MIDIKBD_OB_PS2_W_1|PS2Controller:U_PS2Controller|elapsed10us_Z
From Clock     : CLK_REF
To Clock       : CLK_REF
Failed Paths   : 0

Type           : Clock Hold: 'CLK_BRD'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : WB_ILI9320:U_MIDIKBD_OB_WB_ILI9320_1|ILI9320:U_ILI9320|VideoBufferBase_Reg[10]
To             : WB_ILI9320:U_MIDIKBD_OB_WB_ILI9320_1|ILI9320:U_ILI9320|PixelAddress_Reg_3tmp[10]
From Clock     : CLK_BRD
To Clock       : CLK_BRD
Failed Paths   : 18

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 18

--------------------------------------------------------------------------------------