# **Quartus II Software Design Series: Foundation Online Training** © 2007 Altera Corporation-Confidential

#### Supplemental Files to Download

- Complete presentation in PDF format
- Lab exercise manual in PDF format
- Lab exercise files (executable ZIP file)
- All files contained in single .zip file

Click link in email or go to Attachments button to download (may need to hold **Ctrl** to download)

© 2007 Altera Corporation—Confidential Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation



#### **Objectives**

- Create a new Quartus<sup>®</sup> II project
- Choose supported design entry methods
- Compile a design into an FPGA
- Locate resulting compilation information
- Assign design constraints (timing & pin)
- Perform timing analysis & obtain results
- Generate files for 3<sup>rd</sup>-party EDA simulation
- Configure an FPGA

风店?么.

© 2007 Altera Corporation—Confidential

### **Class Agenda**

#### Projects

- Exercise 1
- Design Entry
  - Exercise 2

#### Compilation

- Exercise 3
- Settings & Assignments
  - Exercise 4

#### I/O Planning

- Exercise 5
- Timing Analysis
  - Exercise 6
- EDA Simulation
- Programming / configuration
  - Exercise 7 (optional)

© 2007 Altera Corporation—Confidential



#### **Advanced Quartus II Courses**

#### Quartus II Software Design Series: Verification

- Timing analysis
  - Thorough investigation of performing timing analysis on an Altera device with TimeQuest
- Power analysis
- Debugging solutions
  - SignalProbe incremental routing
  - Logic Analyzer Interface
  - In-System Memory Content Editor
  - In-System Sources & Probes
  - Chip Planner & Resource Property Editor
  - SignalTap II Embedded Logic Analyzer

#### Quartus II Software Design Series: Optimization

- Incremental Compilation
- Quartus II optimization features & techniques





# **Quartus II Software Design Series: Foundation** Introduction to Altera & Altera Devices

© 2007 Altera Corporation-Confidential

#### **The Programmable Solutions Company®**

- Programmable Logic Devices
- Tools
  - Quartus<sup>®</sup> II software
  - SOPC Builder
  - DSP Builder
  - Nios<sup>®</sup> II IDE

#### Intellectual Property (IP)

- Signal processing
- Communications
- Embedded processors
  - Nios II embedded processor





© 2007 Altera Corporation—Confidential



### **Programmable Logic Families**

- Structured ASIC
  - HardCopy<sup>®</sup> II & HardCopy<sup>®</sup> Stratix devices
- High & medium density FPGAs
  - Stratix<sup>®</sup> family devices
- Low-cost FPGAs
  - Cyclone® family devices
- FPGAs w/ high-speed transceivers
  - Stratix II GX, Stratix GX, & Arria<sup>®</sup> GX devices
- CPLDs
  - MAX<sup>®</sup> II, MAX 7000 & MAX 3000 devices
- Configuration devices
  - Serial (EPCS) & enhanced (EPC)

ADERA.

HARDCOPY"II

Cyclone

Stratix<sup>•</sup>III

MA

Stratix<sup>1</sup>

© 2007 Altera Corporation—Confidential

#### **Software & Development Tools**



#### Quartus II Subscription Edition

- Stratix III, Stratix, II & Stratix devices
- Stratix II GX, Stratix GX, & Arria GX devices
- Cyclone III, Cyclone II, & Cyclone devices
- HardCopy II & HardCopy Stratix devices
- MAX II, MAX 7000S/AE/B, MAX 3000A devices
- Select older families

#### Quartus II Web Edition

- Free version
- Not all features & devices included
  - See <u>www.altera.com</u> for feature comparison



# **Quartus II Software Design Series: Foundation**

Quartus II Design Software Feature Overview

© 2007 Altera Corporation—Confidential

#### **Quartus II Design Software**

### Fully-integrated development tool

- Multiple design entry methods
- Logic synthesis
- Place & route
- Simulation
- Timing & power analysis
- Device programming

© 2007 Altera Corporation—Confidential Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation



#### **More Features**

- MegaWizard<sup>®</sup> & SOPC Builder design tools
- TimeQuest Timing Analyzer
- Incremental Compilation feature
- PowerPlay Power Analyzer tool
- NativeLink<sup>®</sup> 3<sup>rd</sup>-party EDA tool integration
- Debugging capabilities
  - From HDL to device in-system
- 32 & 64-bit Windows, Solaris, & Linux support
- Multi-processor support
- Node-locked & network licensing options

© 2007 Altera Corporation—Confidential



#### **Quartus II Operating Environment**



© 2007 Altera Corporation—Confidential

Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation

# Main Toolbar



To reset views:

- **1.** Tools  $\Rightarrow$  Customize  $\Rightarrow$  Toolbars  $\Rightarrow$  Reset All
- 2. Restart Quartus II

© 2007 Altera Corporation—Confidential



#### **Detachable Windows**

■ Separate child windows from the Quartus II GUI frame (Window menu ⇒ Detach/Attach Window)



© 2007 Altera Corporation—Confidential

#### **Tcl Console Window**

Enter and execute Tcl commands directly in the GUI

View menu  $\Rightarrow$  Utility Windows  $\Rightarrow$  Tcl Console



#### Execute from command-line using Tcl shell

- quartus\_sh --shell

© 2007 Altera Corporation—Confidential



# **Tips & Tricks Advisor**

Quartus II - D:/altera/71/qdesigns/QIIF7_1	/Ex2 Help	o menu ⇒ Tips & Tricks	
File Edit Tools Window			
🖹 Tips & Tricks 🔥	Get an Early T	iming Estimate	
😲 What's New in this Release	Deserve detien	Mary and an and their actions to without consists a full according	
Quartus II Features	Recommendation	r ou can get an eany timing estimate without running a rui compilation.	
Detach windows from the frame in the Qua     Get advice on optimizing your design and the Get an Early Timing Estimate     Use Incremental Compilation	Description	You can use the Start Early Timing Estimate command on the Processing menu to get a full timing report based on estimated delays for the design. This command can run the Fitter up to ten times faster than a full fit and produces estimated delays within 20% of what a full compilation can achieve.	
<ul> <li>Use SignalProbe to quickly pull out internal</li> <li>Use the PowerPlay Power Analyzer to chec</li> <li>Use Netlist Viewers to view your design sch</li> </ul>	Action	Use the Start Early Timing Estimate command on the Processing menu to run an early timing estimate. You can specify settings for the early timing estimate in the Settings dialog box when a project is open.	
<ul> <li>Generate Compact Report Table Format</li> <li>Additional report file options</li> <li>Run Process at Lower Priority</li> <li>MAX+PLUS II Look and Feel</li> <li>Add Tcl commands to toolbar buttons</li> </ul>			
<ul> <li>Update assignments to disk immediately</li> <li>Suppress Messages</li> <li>Color messages during command-line compi</li> <li>Use an External Text Editor</li> <li>Change the Tooltip Delay</li> <li>Project Settings</li> <li>Enable Version-Compatible Database</li> <li>Hide Entity Name</li> <li>Specify the output directory for compilation</li> <li>Specify what is done during a normal compi</li> <li>Choose how the Either will process your dependent</li> </ul>	Pro us Av • N • H	ovides useful instructions on ing the Quartus II software. ailable sections include: lew features in current release lelpful features and project settings available to designers	
Use Physical Synthesis to improve perform     Use Synthesis Netlist Optimizations to improv			

© 2007 Altera Corporation-Confidential

# **Quartus II Software Design Series: Foundation Design Methodology** © 2007 Altera Corporation-Confidential

### **Typical PLD Design Flow**



© 2007 Altera Corporation—Confidential Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation 19

### **Typical PLD Design Flow**



- Verify performance specifications were met
- Static timing analysis

#### Gate level simulation

- Timing simulation
- Verify design will work in target technology



#### PC board simulation & test

- Simulate board design
- Program & test device on board
- Use **SignalTap II** Logic Analyzer or other on-chip tools for debugging

© 2007 Altera Corporation—Confidential



# **Quartus II Software Design Series: Foundation** Quartus II Projects © 2007 Altera Corporation-Confidential

### **Quartus II Projects**

#### Description

- Collection of related design files & libraries
- Must have a designated top-level entity
- Target a single device
- Store settings in Quartus II Settings File (.QSF)
- Create new projects with New Project Wizard
  - Can be created using Tcl scripts

© 2007 Altera Corporation—Confidential



# **New Project Wizard**



© 2007 Altera Corporation-Confidential

### Add Files

w Project Wizard: Add Files [p Select the design files you want to inclu project directory to the project. Note: yo <u>F</u> ile name:	page 2 of 5] ude in the project. Click Add All to add all desig ou can always add design files to the project la	gn files in the tter.	
File name	Туре	Add All	<ul><li>Verilog</li><li>EDIF</li></ul>
		Properties	<ul> <li><u>Notes:</u></li> <li>Files in project directory do not need to be added</li> <li>Add top-level file if filename &amp; entity name are not the same</li> <li>Absolute &amp; relative paths are supported</li> </ul>
			Add user library pathnames
Specify the path names of any non-def	ault libraries <u>Us</u> er Libraries <u>Sack</u> Next > Finish	Cancel	<ul> <li>User libraries (any directory containing files)</li> <li>MegaCore<sup>®</sup>/AMPP<sup>SM</sup> libraries</li> <li>Pre-compiled VHDL packages</li> </ul>

Tcl: set\_global\_assignment -name VHDL\_FILE\* <filename.vhd> Tcl: set\_global\_assignment -name USER\_LIBRARIES <library\_path\_name> \* Replace with VERILOG\_FILE, EDIF\_FILE, AHDL\_FILE or BDF\_FILE

© 2007 Altera Corporation-Confidential



# **Device Selection**



Tcl: set\_global\_assignment -name FAMILY "device family name" Tcl: set\_global\_assignment -name DEVICE <part\_number>

© 2007 Altera Corporation—Confidential

### **EDA Tool Settings**

#### Choose EDA tools & file formats

Add or change settings later

ew Proj	ect Wiza	rd: FDA T	ool Setti	nos Enao	e 4 of 5
ew Floj	ect wiza		oor setti	nga Lhag	

Specify the other EDA tools -- in addition to the Quartus II software -- used with the project.

EDA design entry/synthesis tool:	Synplify Pro
	Format: VQM
	$\square$ Run this tool automatically to synthesize the current design
EDA simulation tool:	ModelSim-Altera
	Format: Verilog  Run (VHDL Verilog Verilog
EDA timing analysis tool:	PrimeTime
	Format: Verilog 💌
	Run this tool automatically after compilation
	< Back Next > Finish Cancel

See handbook for Tcl command format

© 2007 Altera Corporation—Confidential



#### Done!

New Project Wizard: Summ	ary [page 5 of 5]
When you click Finish, the proje	ct will be created with the following settings:
Project directory:	
D:/altera/71/qdesigns/my_r	new_project/
Project name:	my_project
Top-level design entity:	my_project
Number of files added:	0
Number of user libraries added:	9
Device assignments:	
Family name:	Cyclone III
Device:	EP3C25F256C6
EDA tools:	
Design entry/synthesis:	Synplify Pro (VQM)
Simulation:	ModelSim-Altera (Verilog)
Timing analysis:	PrimeTime (Verilog)
	< Back Next > Finish Cancel

Review results & click Finish

© 2007 Altera Corporation—Confidential



# **Opening an Existing Project**



© 2007 Altera Corporation—Confidential

### **Project Navigator – Hierarchy Tab**

utitu	Lustine a	LCDi-r	LM		
	Logic Lelis	LU Hegisters	Memory		
Cyclone. Em 106r23606	102 (9)	50	0	-	
	102 (9)	00	0		
taps:inst	32 [32]	52	0		
imm and state_minst1	5 (5)	5	U	_1	
	Settings				
mult:inst6	Set as Top-Le	vel Entity			
/	Locate		•	Locate in Assignment Editor	
/	Create New Lo Export Assigni	ogicLock Regior ments	n	Locate in Pin Planner Locate in Timing Closure Floorplan Locate in Chip Planner (Floorplan & Chip Editor) Locate in Resource Property Editor	
Select &	Set as Design	Partition			
right-click	Expand All Print Hierarchy Print All Docigo Eilos			Locate in Technology Map Viewer Locate in RTL Viewer Locate in Design File	
	Copy Properties	Print All Design Files Copy Properties			
<	Open in Main V Enable Docking	Window g		>	
🛆 Hierarchy  🖹 Files 🗗 🗗 Desi	gn Units		Pro	Full compilation or cessing menu $\Rightarrow$ Sta	rt

**Start Analysis & Elaboration** 

© 2007 Altera Corporation—Confidential

- Displays project hierarchy after project is analyzed
- Uses
  - Set top-level entity
  - Set incremental design partition
  - Make entity-level assignments
  - Locate in design file or viewers/floorplans
  - View resource usage



#### **Files & Design Units Tabs**



- Files tab
  - Shows files explicitly added to project
  - Uses
    - Open files
    - Remove files from project
    - Set new top-level entity
    - Specify VHDL library
    - Select file-specific synthesis tool
  - Can also use Project ⇒ Add/Remove Files in Project...
- Design Units tab
  - Displays design unit & type
    - VHDL entity
    - VHDL architecture
    - Verilog module
    - AHDL subdesign
    - Block diagram filename
    - Expanded unit displays file which instantiates design unit

© 2007 Altera Corporation—Confidential



#### **Quartus II Project Files**

- Quartus II Project File (.QPF)
- Quartus II Defaults File (.QDF)
- Quartus II Settings File (.QSF)
- Synopsys Design Constraints (.SDC)
  - Holds timing constraints
  - Discussed later

© 2007 Altera Corporation—Confidential Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation



#### **Project & Default Files**

- Quartus II Project File (QPF)
  - Quartus II version
  - Time stamp
  - Active revision(s)

fir\_filter.QPF

```
QUARTUS_VERSION = "7.1"
DATE = "14:31:04 May 02, 2007"
```

```
# Active Revisions
```

```
PROJECT_REVISION = "filtref"
PROJECT_REVISION = "filtref_new"
```

- Quartus II Defaults Files (QDF)
  - Stores Quartus II project setting & assignment defaults
  - Example names: assignment\_defaults.qdf or <revision\_name>\_ assignment\_defaults.qdf
  - Found in local project or *altera*
    - Copy in local project directory read before original in bin

© 2007 Altera Corporation—Confidential



#### **Quartus II Settings File (QSF)**



Note: See Appendix for more notes on using QSF file.

© 2007 Altera Corporation—Confidential

# **Constraint File Priority**

- QSF 1.
- Revision-specific QDF file located in project 2. directory
  - <revision\_name>\_ assignment\_defaults.qdf
  - Created automatically in project directory when revision opened in new version of the Quartus II software
- 3. QDF located in project directory
  - assignment defaults.qdf
  - Created automatically in project directory when project archived & restored
- 4. QDF located in Quartus II \bin directory

© 2007 Altera Corporation—Confidential

#### **Project Management**

- Project archive & restore
- Project copy
- Revisions

© 2007 Altera Corporation-Confidential Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation



#### **Project Archive**

#### Creates 2 files

- Compressed Quartus II Archive File (.QAR)
  - Includes design files, QPF file, & QSF file(s)
  - Option to include databases (db folder in project directory)
    - Recompile necessary if databases not included
  - Creates local QDF file for archive
- Archive activity log (.QARLOG)

#### Example Uses

- File storage (e.g. version control)
- Project handoff
  - Useful for sending to Altera support

#### Design files referenced from user libraries are included in archive

Tcl: project\_archive <project\_name>



© 2007 Altera Corporation—Confidential
### **Project Archive (cont.)**

Archive Project	Project Menu		X	
Specify a Quartus II Archiv archives your source desig The Including version-com	e File for the current project. The Quart n and project files; the options below a patible database files option takes addi	tus II software a Ilow you to inclu itional time to ar	automatically ude other files. rchive the project.	
Archive file name:				
filtref				/
Archive current active Include the following opt	revision only onal database files		Database in	clusion
<ul> <li>No database files inc</li> </ul>	luded (Recommended)			/
C Compilation and simu	ilation database files (For current versio atabase files (For future versions of the	ins of the Quart Quartus II soft	tus II software) ware)	
C Include both kinds o	i database files			
Include functions from	system libraries			
Add/Remove Files		ОК	Cancel	
	View files to be inclue archive and select files to or remove from ar	ded in to add chive		
Altera Corporation—Confidential	star and Mana Orac and tradem. I date	- O - m - m + i		

#### **Project Restore**

#### Decompresses .QAR into specified directory

_		Project Menu			
Archive file name Restor	e Archived Project			$\mathbf{\times}$	
Archiv	e name:				1
filtref.o	ļar				
Sho	iw Log		[	Directo	ry to receive
Destin	ation folder:			deco proj	mpressed ject files
C:\filtr	ef_restored				
		ок	Can	cel	
	Tcl: proiect re	store <archive fi<="" td=""><td>ile&gt;</td><td></td><td></td></archive>	ile>		

© 2007 Altera Corporation—Confidential



#### **Project Copy**

- Copies & save duplicate of project in new directory
  - Project file (.QPF)
  - Design files
  - Settings files
- Example Use
  - Duplicating work before editing design files
- User libraries are not copied
- New QDF not created; only copies QDF if it exists

	Project Menu	
Copy Project	T Toject Menu	
Destination directory:	C:/altera/70/qdesigns/fir_filter_cop	
New project name:	copy_of_fir_filter	
🔽 Open new project.	(This option closes the current proj	iect.)
		OK Cancel

© 2007 Altera Corporation—Confidential

#### **Revisions**

- Explore new sets of constraints or compile options without losing previous work
  - Allows designer to try different options on same design files
- Compare results between revisions

© 2007 Altera Corporation—Confidential Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation 40



#### **Creating a Revision**

#### • Project $\Rightarrow$ Revisions

Revisions	Create Revision Drevious revision
Specify the current revision for the project, create a new revision, delete an existing revision, or edit the description of a revision. Revisions:	Specify a name and description for the new revision. You can base the revision on an existing revision, and specify the revision as the current revision.
Revision Name       Top-lev       Family       Device       Set Current         Image: filtref       filtref       Cyclone       EP1C6F       Create         Image: filtref_new       filtref       Cyclone       EP1C6F       Delete	Revision name: filtref_150
filtref_phys_synth filtref Cyclone EP1C6F Compare	Based on revision: filtref
Description for revision 'filtref_phys_synth' :	Created on: Thursday, March 29, 2007 Based on : filtref
Revision name: filtref_phys_synth Created on: Thursday, March 29, 2007 Based on : filtref	Type revision description (optional)
Compile with physical synthesis options on.	<ul> <li>Copy database</li> <li>Set as current revision</li> </ul>
OK Cancel	OK Cancel

Tcl: create\_revision <revision\_name>

© 2007 Altera Corporation-Confidential

### **Project Revision Support**

- QSF created for each revision
  - <revision\_name>.QSF
- Active revision names stored in QPF
- Text file created for each revision
  - <revision\_name>\_description.TXT

		between revisions
🔏 Quartus II - D:/altera/71/	'qdesigns/fir_filter/fir_filter - filtref - [fi	ltref 🛛
📸 File Edit View Project As	signments Processing Tools Window Help	
🛛 🖻 🖬 🛛 🚭 🕹 🖿 🔮	🔒 🗠 🖂 filtref	<u>.</u>
Project Navigator	filtref	
Entity	Logic Cells L filtref_150	
🛆 Cyclone: EP1C6F256C6	filtref_phys_synth	
🗄 🛃 filtref	113 (9) 60	clkx2

Tcl: project\_open -revision <revision\_name> <project\_name> Tcl: set\_current\_revision <revision\_name>

© 2007 Altera Corporation-Confidential

Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation

**Easily switch** 

#### **Compare Revisions**

Compare Revisions		Detailed sun	nmary	of v		
Results Assignments	revision assignments					
	D:/altera/71/qdesigns/fir Revision filtref	ANG RES	uits			
Total logic elements	133	133				
Total pins	22	22				
Total virtual pins	0	0				
Total memory bits	0	0				
Total PLLs	0	0				
🖃 🗁 Fitter						
Fitter Status	Successful - Wed May 02 16	Successful - Wed May 02	_	_		
Quartus II Version	7.1 Build 156 04/30/2007 SJ	7.1 Build 156 04/30/2001		0 Or	ben. click	
Revision Name	filtref	filtref phys synth				
Top-level Entity Name	filtref	filtref	Cor	moare button in		
Family	Cyclone	Cyclone		npai		
Device	EP1C6F256C6	EP1C6F256C6	Dovi	visions dialog boy		
Timing Models	Final	Final	nevi	51011	S ulaiby DUX	
Total logic elements	162/5.980(3%)	147/5.980(2%)				
	22/185(12%)	22/185(12%)				
Total virtual pips	0	0				
Total memory bits	0/92160(0%)	0/92160(0%)				
Total PLLs	0/2(0%)	0/2(0%)				
🕀 🧰 Classic Timing Analyzer						
E 🗁 TimeQuest Timing Analyzer						
⊡ ⊡ interview i				1		
Slack	-7.343	-6.594				
TNS	-71.533	-107.828		/		
⊡ D Setup 'clkx2'						
Slack	-0.435	-0.482				
TNS	-4.785	-3.121				
B Hold 'clkx2'				Exi	port to	
- Slack	0.662	0.668				
	0.000	0.000				
nnoro rogulto						
	0.666	0.676				
other projects	0.000	0.000				
	Cust	omize Close	Export			

/Δ`

© 2007 Altera Corporation-Confidential

#### **Exercise 1 Demonstration**

© 2007 Altera Corporation-Confidential Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation 44



#### **Projects Entry Summary**

- Projects necessary for design processing
- Use New Project Wizard to create new projects
- Use Project Navigator to study file & entity relationships within project
- Project archive, copy, and revisions provide easy-to-use project management

© 2007 Altera Corporation—Confidential



#### **Project Support Resources**

 "Managing Quartus II Projects" chapter in Volume 2 of the Quartus II Handbook

© 2007 Altera Corporation—Confidential Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation 46



# <u>承旧</u>唐汉公。 **Quartus II Software Design Series: Foundation** Design Entry © 2007 Altera Corporation-Confidential

### **Design Entry Methods**

Quartus II design entry

- Text editor
  - AHDL
  - VHDL
  - Verilog
- Schematic editor
  - Block Diagram File
  - Graphic Design File
- Memory editor
  - HEX
  - MIF
- 3rd-party EDA tools
  - EDIF 200
  - Verilog Quartus Mapping (.VQM)
- Mixing & matching design files allowed







#### **Text Design Entry**

#### Quartus II Text Editor features

- Block commenting
- Line numbering in HDL text files
- Bookmarks
- Preview/editing of full design and construct HDL templates
- Syntax coloring
- Find/replace text
- Find and highlight matching delimiters
- Function collapse/expand
- Edited but unsaved filenames appear with an asterisk (\*) next to the filename in the GUI

#### Enter text description

- AHDL (.tdf)
- VHDL (.vhd, .vhdl)
- Verilog (.v, .vlg, .Verilog, .vh)



© 2007 Altera Corporation—Confidential

#### Verilog & VHDL

#### VHDL- VHSIC hardware description language

- IEEE Std 1076 (1987 & 1993) supported
- IEEE Std 1076.3 (1997) synthesis packages supported

#### Verilog

- IEEE Std 1364 (1995 & 2001) & 1800 (SystemVerilog) supported
- Create in the Quartus II editor or any standard text editor
- Use Quartus II integrated synthesis to synthesize
- View supported commands in on-line help

Learn more about HDL in Altera HDL customer training classes

© 2007 Altera Corporation—Confidential



#### AHDL

#### Altera hardware description language

- High-level hardware behavior description language
- Used in Altera megafunctions
- Uses boolean equations, arithmetic operators, truth tables, conditional statements, etc.

## Create in the Quartus II editor or any standard text editor

© 2007 Altera Corporation—Confidential Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation



#### **Text Editor Features**



© 2007 Altera Corporation—Confidential



#### **Schematic Design Entry**

Full-featured schematic design capability

#### Schematic Editor uses

- Create simple test designs to understand the functionality of an Altera megafunction
  - PLL, LVDS I/O, memory, etc...
- Create top-level schematic for easy viewing & connection
  - Convert Block Diagram File (.BDF) to HDL file (VHDL/Verilog) or image file (.JPG or .BMP)

<u>Note</u>: Please see the Appendix for a more detailed discussion of the Block Diagram Editor and schematic entry.

© 2007 Altera Corporation—Confidential



#### **Altera Megafunctions**

Pre-made design blocks

#### Benefits

- Configurable settings add flexibility
- "Drop-in" support to accelerate design entry
- Pre-optimized for Altera architecture

#### Two versions

- Quartus II megafunctions
- Intellectual Property (IP) megafunctions

© 2007 Altera Corporation—Confidential



#### **Quartus II Megafunctions**

#### Free & installed with Quartus II software

- Non-encrypted functions written in AHDL
- HDL simulation models installed in Quartus II libraries

#### Two types

- Altera-specific megafunctions (begin with "ALT")
- Library of parameterized modules (LPMs)
  - Industry standard logic functions
  - See <u>www.edif.org/lpmweb</u> (EDIF.org archive) for more info

#### Examples

- Multiply-accumulate (ALTMULT ACCUM)
- On-chip RAM/ROM (ALTSYNCRAM)
- PLL (ALTPLL)
- DDR/QDR memory interface (ALTMEMPHY)
- Counter (LPM COUNTER)
- Comparator (LPM COMPARE)



© 2007 Altera Corporation—Confidential

#### **IP Megafunctions**

#### Must purchase license to use in finished design

Logic for IP function is encrypted

#### Two types

- MegaCore<sup>®</sup> IP
  - Developed by Altera
  - Install with Quartus II software or download/install individually from www.altera.com
- Altera Megafunctions Partner Program (AMPP<sup>™</sup>) IP
  - Developed by 3<sup>rd</sup>-Party IP vendors & certified by Altera
  - Contact vendor for evaluating and licensing function
- All MegaCore functions & some AMPP functions support OpenCore<sup>®</sup> Plus feature
  - Develop design using free version of core
  - HDL simulation models provided with IP
  - Generate time-limited configuration/programming files

© 2007 Altera Corporation—Confidential



#### **Example MegaCore IP**

- Triple-Speed Ethernet MAC
- FIR Compiler
- Fast Fourier Transform
- DDR2 Memory Controller
- CRC Compiler
- PCI Compiler

57

© 2007 Altera Corporation—Confidential Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation



#### MegaWizard Plug-in Manager



-

Cyclone III

#### Eases implementation and configuration of megafunctions & IP Language and file name MegaWizard Plug-In Manager [page 2a



Which megafunction would you like to customize?

Which device family will you be

#### **MegaWizard Example**



© 2007 Altera Corporation—Confidential



#### **MegaWizard Output File Selection**

MegaWizard Plug-In Manager [page	e 9 of 9] Summary		
ALTMULT_ Version 7.1	ADD		About Documentation
1 Parameter 2 EDA 3 Summary Settings	y .		
my_	_multadd	Turn on the files you wish to automatically generated, an Finish to generate the selec subsequent MegaWizard Plu	o generate. A gray checkmark indicates a file that is id a red checkmark indicates an optional file. Click ted files. The state of each checkbox is maintained in ig-In Manager sessions.
dataa_0(150) datab_0(150) 00 -2 00 -2		The MegaWizard Plug-In Ma directory: Chalters techousetus II Sc	nager creates the selected files in the following
	MULT1 + c0 - { result[320]	File ✓ my_multadd.v my_multadd.inc ✓ my_multadd.cmp ✓ my_multadd.bsf my_multadd_inst.v ✓ my_multadd_bb.v ✓ my_multadd_syn.v	Variation file AHDL Include file VHDL component declaration file Quartus II symbol file Instantiation template file Verilog HDL black-box file Synthesis area and timing estimation netlist
× <sup>clock0</sup>	datab: Unsigned dataa: Unsigned		
Resource Usage 4 dsp 9bit	<ul> <li>Default         <ul> <li>HDL wrapper file</li> <li>Selectable</li> <li>HDL instantiatio</li> <li>VHDL compone (CMP)</li> <li>Quartus II symb</li> </ul> </li> </ul>	e on template nt declaration ool (BSF)	
	<ul> <li>Verilog black bo</li> <li>Behavioral wave</li> </ul>	ox eform (.html)	Cancel < <u>B</u> ack <u>N</u> ext > Einish

© 2007 Altera Corporation—Confidential

#### **Memory Editor**

Create or edit memory initialization files in Intel HEX (.HEX) or Altera-specific (.MIF) format

#### Design entry

- Use to initialize your memory block (ex. RAM, ROM) during power-up

#### Simulation

 Use to initialize memory blocks before simulation or after breakpoints

© 2007 Altera Corporation—Confidential



#### **Create Memory Initialization File**



	3) M	emo	ry sp	bace	edite	or op	pens		
۳ بر س	u tus i	n - Cu	anera	<u>_</u>	yuan i	us_11.	•• 💷		×
File Ec	dit Vie	w Pro	ject T	iools N	Window				
Addr	+0	+1	+2	+3	+4	+5	+6	+7	^
0	255	255	255	255	255	255	255	255	
8	255	255	255	255	255	255	255	255	
16	255	255	255	255	255	255	255	255	
24	255	255	255	255	255	255	255	255	
32	255	255	255	255	255	255	255	255	
40	255	255	255	255	255	255	255	255	
48	255	255	255	255	255	255	255	255	
56	255	255	255	255	255	255	255	255	Ξ
64	255	255	255	255	255	255	255	255	
72	255	255	255	255	255	255	255	255	
80	255	255	255	255	255	255	255	255	
88	255	255	255	255	255	255	255	255	
96	255	255	255	255	255	255	255	255	
104	0	0	0	0	0	0	0	0	
112	0	0	0	0	0	0	0	0	-
120	0	0	0	0	0	0	0	0	
128	0	0	0	0	0	0	0	0	
136	0	0	0	0	0	0	0	0	
144	0	0	0	0	0	0	0	0	
152	0	0	0	0	0	0	0	0	
160	0	0	0	0	0	0	0	0	
168	0	0	0	0	0	0	0	0	~
<		1			1	1	<u> </u>	>	:

© 2007 Altera Corporation—Confidential

#### **Change Options**

#### View options of memory editor

#### – View $\Rightarrow$ select from available options

😤 Qua	artus	s II -	C:/a	ltera	_trn/	Quar	tus_II_	[		×
File Ed	dit V	it View Project Tools Window								
Addr		Cel	ls Per	Row		×	1		+7	^
0	25	Ade	dress I	Radix		- •	2		255	
8	25	Mei	mory P	Radix		- •	4		255	
16	25	Ch.		l::⊾	c		• 8		255	
24	25	She	W Dei	iimiter CTT E	Spaces		16		255	≣
32	25	Sho	W AS	CILEQ	juivalen	its	32		255	
40	255	5 255 255 255 255 AutoFit						Fit	255	
48	255	25	5 2	255	255	255	200	200	255	
56	255	25	5 2	255	255	255	255	255	255	
64	255	25	5 2	255	255	255	255	255	255	
72	255	25	5 2	255	255	255	255	255	255	
80	255	25	5 2	255	255	255	255	255	255	
88	255	25	5 2	255	255	255	255	255	255	
96	255	25	5 2	255	255	255	255	255	255	
104	0	0	C	)	0	0	0	0	0	
112	0	0	C	)	0	0	0	0	0	
120	0	0	C	)	0	0	0	0	0	~
Lann -	Lo		1.0			10 I				

© 2007 Altera Corporation—Confidential



#### **Edit Contents**

- Edit contents of memory file
- Save memory file as .HEX or .MIF file

# Custom Fill Cells Allows you to custom fill an address range with either a repeating sequence, or from a starting point with incrementing or decrementing values. Address range The current address radix is: unsigned decimal Starting address: 19 Ending address: 27 Custom value(s)

The current memory radix is: unsigned decimal

C Repeating sequence (numbers can be delimited by either a space or a

comma)			
	Specify custom cell fill		
Incrementing / decrementing	Repeating sequence     Increment/decrement co	ou	nt
Starting value:			
	OK Cancel		

Select address location & type in a value

#### OR

Select the address & right-click to select fill option from menu

OR

#### Copy & paste from spreadsheet

😤 Quartus II - C:/altera_trn/Quartus_II_Software_D 🔳 🗖 🔀										
File Edit View Project Tools Window										
Addr	+0	+1	+2	+3	+4	+5	+6	+7		^
0	255	255	255	255	255	255	255	255		
8	255	255	255	255	255	255	255	255		
16	255	255	255	255	lines -	hee	nee	nee		
24	255	255	255	255	Cut				Ctrl+X	
32	255	255	255	255	Сору				Ctrl+C	-
40	255	255	255	255	Paste	e			Ctrl+V	
48	255	255	255	255	Paste	e Insert				
56	255	255	255	255	Inser	t Cells				
64	255	255	255	255	Delet	e			Del	
72	255	255	255	255						
80	255	255	255	255	Fill Ce	ells with	1 O's			
88	255	255	255	255	Fill Ce	ells with	n 1's			
96	255	255	255	255	Custo	om Fill (	Iells			
104	0	0	0	0	Reve	rse Ad	dress C	ontents		
112	0	0	0	0	حمالم	Der De		- Eit		
120	0	0	0	0	Cells Per Row / AutoFit					
400	ĺn –	0	0	0	0	0	0	0		×

© 2007 Altera Corporation-Confidential

#### **Using Memory File In Design**

MegaWizard Plug-In Manager - RAM: 2-PORT [page ' RAM: 2-PORT Version 7.1	Specify MIF or HEX file in
Parameter Settings       2 EDA       3 Summary         General       Widths/Blk Type       Clks/Rd, Byte En       Regs/C	MegaWizard         kens/Aclrs       Output1       Mem Init         Do you want to specify the initial content of the memory?       No, leave it blank         Initialize memory content data to XX.       on power-up in simulation         Yes, use this file for the memory content data       (You can use a Hexadecimal (Intel-format) File [.hex] or a Memory Initialization File [.mif])         Browse       File name:       pipemult.hex
o specify MIF or HEX DL using the it_file attribute	to which port's dimensions?       PORT_B       Cancel       < Back       Next       Einish

© 2007 Altera Corporation-Confidential

Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation

May file in ram

#### **Memory Size Wizard**

Need to edit size of memory file?

#### Use the Memory Size Wizard (Edit menu)

- Edit word size
- Edit number of words
- Specify how to handle word size change
  - Increasing word size
    - Pad words
    - Combine words
  - Decreasing word size
    - Truncate words from left
    - Truncate words from right

Memory Size Wizard: Change Number of Words and Word Size				X
This wizard allows you to ch What do you want the word Word size: 15 Current number of words:	ange the number and s size to be? 256	ize of words disp	layed in the curre	nt window.
	< Back	Next >	Finish	Cancel

© 2007 Altera Corporation-Confidential

#### **EDA Interfaces Introduction**

Interface with industry-standard EDA tools that generate a netlist file

- EDIF 2 0 0 (.EDF)
- Verilog Quartus Mapping (.VQM)
- To import netlist files
  - Specify EDA tool in the Quartus II software settings
  - Instantiate block(s) in design
  - Add .EDF/.VQM file(s) to Quartus II project

© 2007 Altera Corporation—Confidential



#### **3rd-Party Design Entry Tool Support**

#### Mentor Graphics<sup>®</sup>

- LeonardoSpectrum<sup>™</sup>
- Precision RTL Synthesis<sup>™</sup>

#### Synopsys

- Design Compiler FPGA
- FPGA Compiler II

### Synplicity

- Synplify
- Synplify Pro



© 2007 Altera Corporation—Confidential

#### Exercise 2 Demonstration

© 2007 Altera Corporation-Confidential Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation 69



#### **Design Entry Summary**

Multiple design entry methods supported

- Text (Verilog, VHDL, AHDL)
- 3<sup>rd</sup>-party netlist (VQM, EDIF)
- Schematic
- MegaWizard Plug-In Manager configures megafunctions & IP
- Memory Editor allows generation of memory initialization files
- 3<sup>rd</sup>-party EDA tools supported for design entry & synthesis

© 2007 Altera Corporation—Confidential



#### **Design Entry Support Resources**

#### Quartus II Handbook chapters

- "Design Recommendations for Altera Devices" (Volume 1)
- "Recommended HDL Coding Styles" (Volume 1)
- 3<sup>rd</sup>-Party EDA tool chapters (Volume 1, Section 3)
- Training courses & demonstrations
  - VHDL & Verilog Basics (online courses)
  - Introduction & Advanced HDL courses

© 2007 Altera Corporation—Confidential Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation



# **Quartus II Software Design Series: Foundation** Quartus II Compilation

© 2007 Altera Corporation-Confidential
# **Quartus II Full Compilation Flow\***



# **Processing Options**

- Start Compilation
  - Performs full compilation
- Start Analysis & Elaboration
  - Checks syntax & builds database only
  - Performs initial synthesis
- Start Analysis & Synthesis
  - Synthesizes & optimizes code
- Start Fitter
  - Places & routes design
  - Generates output netlists
- Start Assembler
  - Generate programming files
- Start TimeQuest Timing Analyzer
- Start I/O Assignment Analysis
- Start Design Assistant



© 2007 Altera Corporation—Confidential



## **Compilation Design Flows**

- Default "flat" compilation flow
  - Design compiled as a whole
  - Global optimizations performed
- Incremental flow (on by default for new projects)
  - User assigns design partitions
  - Each partition processed separately & results merged to form complete design
  - Netlists for partitions reused from prior successful compilation or imported from another project
    - Top-down or bottom-up flow
  - Benefits
    - Decrease compilation time
    - Preserve compilation results and timing performance
    - Enable faster timing closure

© 2007 Altera Corporation—Confidential



## **Incremental Compilation Concept**



Note: For more details on using incremental compilation, please attend the course "Quartus II Software Design Series: Optimization" or watch the web-recording "Using Quartus II: Incremental Compilation"

© 2007 Altera Corporation—Confidential



#### **Status & Message Windows**



© 2007 Altera Corporation—Confidential Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation 77

#### **Message Suppression**

- Hides messages from current & future compiles
  - Ex. Known synthesis warning message already investigated
- Displays suppressed messages on different tab in message window
- Stores suppression rules in <revision\_name>.SRF file



© 2007 Altera Corporation—Confidential

#### **Message Suppression Manager Tool**



#### Use to

- View all suppressible messages
- View/add/remove suppression rules
- View messages suppressed for current & future compiles



## Viewing Compilation Results

#### Quartus II graphical tools available for

- Understanding design processing
- Verifying correct design results
- Debugging incorrect results

#### Compilation Report

- Viewers
  - RTL & Technology Map
  - State Machine
- Chip Planner
- Resource Property Editor

© 2007 Altera Corporation—Confidential

## **Compilation Report**

- Graphical window containing all compilation processing information
  - Resource Usage
  - Device pin-out
  - Settings and constraints applied
  - Messages
- Opens automatically when processing begins
- <u>Recommendation</u>: Go through report for a design to get sense of information being provided
- Information also available as text files in project directory
  - Ex. <project\_name>.fit.rpt & <project\_name>.map.rpt

© 2007 Altera Corporation—Confidential



## **Compilation Report**



© 2007 Altera Corporation—Confidential

#### **Example: Source Files Read**

Duartus II - D:/altera/71/qdesigns/fir\_filter/fir\_filter - filtref - [Compilation Report - Analysis & Synthesis Source Files Read]

File Edit View Tools Window

🚭 🔁 Compilation Report	An	alysis & Synthesis Source	Files Rea	d					
🚔 🖹 Legal Notice		File Name with User-Entered	Used in File			File Name with			
🚽 🗃 Flow Summary		Path	Netlist	tlist Type		Absolute Path			
Flow Settings	1	mult.v	yes	User Verilog HDL File		D:/altera/71/qdesigns/fir_filter/mult.v			
Flow Non-Default Global Settings	2	accum.v	yes	User Verilog HDL File		D:/altera/71/qdesigns/fir_filter/accum.v			
	3	filtref.bdf	yes	User Block Diagram/Schematic File		D:/altera/71/qdesigns/fir_filter/filtref.bdf			
Bill Flow Log	4	hvalues.v	yes	User Verilog HDL File		D:/altera/71/qdesigns/fir_filter/hvalues.v			
	5	taps.v	yes	User Verilog HDL File		D:/altera/71/qdesigns/fir_filter/taps.v			
E Settings	6	state_m.v	yes	User Verilog HDL File		D:/altera/71/qdesigns/fir_filter/state_m.v			
Source Files Read	7	acc.v	yes	User Verilog HDL File		D:/altera/71/qdesigns/fir_filter/acc.v			
👍 🏢 Resource Usage Summary	8	lpm_add_sub.tdf	yes	Megafunction		d:/altera/71/quartus/libraries/megafunctions/lpm_add_sub.tdf			
Resource Utilization by Entity	9	addcore.inc	yes	Megafunction		d:/altera/71/quartus/libraries/megafunctions/addcore.inc			
🗄 🖶 🚔 🧰 State Machines	10	look_add.inc	yes	Megafunction		:/altera/71/quartus/libraries/megafunctions/look_add.inc			
🗈 🚭 🦲 Optimization Results	11	bypassff.inc	yes	Megafunction		d:/altera/71/quartus/libraries/megafunctions/bypassff.inc			
Parameter Settings by Entity Instance	12	altshift.inc	yes	Megafunction		d:/altera/71/quartus/libraries/megafunctions/altshift.inc			
LPM Parameter Settings	13	alt_stratix_add_sub.inc	yes	Megafunction		d:/altera/71/quartus/libraries/megafunctions/alt_stratix_add_sub.inc			
→ → Messages	14	alt_mercury_add_sub.inc	yes	Megafunction	-				
	15	aglobal71.inc	yes	Megafunction S		ource Files Read table lists all			
TimeQuest Timing Analyzer		addcore.tdf	yes	Megafunction des Megafunction des Megafunction use Megafunction des		ign files (user-coded & library)			
		a_csnbuffer.inc	yes						
		a_csnbuffer.tdf	yes			d during last compilation along with files' type and location			
		altshift.tdf	yes						
		lpm_mult.tdf	yes						
	21	lpm_add_sub.inc	yes	Megafunction		type and rocation			
	22	multcore.inc	yes	Megafunction		d:/altera/71/quartus/libraries/megafunctions/multcore.inc			
		multcore.tdf	yes	Megafunction     Megafunction		/altera/71/quartus/libraries/megafunctions/multcore.tdf			
		csa_add.inc	yes			d:/altera/71/quartus/libraries/megafunctions/csa_add.inc			
		mpar_add.inc	yes			d:/altera/71/quartus/libraries/megafunctions/mpar_add.inc			
		muleabz.inc	yes			d:/altera/71/quartus/libraries/megafunctions/muleabz.inc			
		mul_lfrg.inc	yes			d:/altera/71/quartus/libraries/megafunctions/mul_lfrg.inc			
		mul_boothc.inc	yes			d:/altera/71/quartus/libraries/megafunctions/mul_boothc.inc			
		alt_ded_mult.inc	yes			d:/altera/71/quartus/libraries/megafunctions/alt_ded_mult.inc			
		alt_ded_mult_y.inc	yes			d:/altera/71/quartus/libraries/megafunctions/alt_ded_mult_y.inc	es/megafunctions/alt_ded_mult_y.inc		
		dffpipe.inc	yes			d:/altera/71/quartus/libraries/megafunctions/dffpipe.inc			
		mpar_add.tdf	yes	Megafunction		d:/altera/71/guartus/libraries/megafunctions/mpar_add.tdf			
			-						

© 2007 Altera Corporation-Confidential



## **Example: Resource Usage**

🗢 Quartus II - D:/altera/71/qdesigns/fir_filte	er/fi	ir_fi	lter - filtref - [Comp	vilation Report	- Fitter Resou			
File Edit View Tools Window								
Compilation Report	Fit	ter R	esource Usage Sumn					
🗃 🖹 Legal Notice			ource	Usage	^			
Flow Summary	1	Ξ	Total logic elements		162 / 5,980 ( 3 % )			
Settings	2		Combinational with n	o register	77			
	3		Register only		57			
	4		Combinational with a	register	28			
🗄 🚑 🧰 Analysis & Synthesis								
😑 🗃 🔄 Fitter			Logic element usage by r	Sou	veral tables in Resource			
Summary	7		4 input functions	Jei		5 III NG	550uice	
Settings	8	3 input functions		Sectio	n detail ho	I detail how much of FPGA		
Retlist Optimizations	9		2 input functions	rooo		ilahla		
	10		1 input functions	reso	urces avai	lable a	and used	
Resource Usage Summary	11		0 input functions		43			
Input Pins	12							
Output Pins	13 E Logic elements by mode							
I/O Bank Usage	14		normal mode		135		/	
All Package Pins	15		arithmetic mode		27			
Output Pin Default Load For Reported	16		qfbk mode		9			
Resource Utilization by Entity	17		register cascade mode synchronous clear/load mode		0			
Bad To Core Delay Chain Eapout	18				52			
Control Signals	19	19 asynchronous clear/load mode			39			
Global & Other Fast Signals	20							
- 🗃 🎹 Non-Global High Fan-Out Signals	21		Total registers		85/6,523(1%)			
🕀 🚑 🧰 Logic and Routing Section	22		Total LABs		26/598(4%)			
Device Options	23		Logic elements in carry cl	hains	30			
⊕	24	User inserted logic elements		0				
Messages A	25	i Virtual pins			0			
Suppressed Messages			1/0 pins		22/185(12%)			
TimeQuest Timing Analyzer			Clock pins		2/2(100%)			
	28		Global signals		3			
	100	1				<u> </u>		

© 2007 Altera Corporation-Confidential



## **Netlist Viewers**

#### RTL Viewer

- Graphically represents results of synthesis
- Visually check initial HDL synthesis results
  - Before any Quartus II optimizations
- Locate synthesized nodes for assigning constraints
- Debug verification issues

Technology Map Viewers (Post-Mapping & regular)

- Graphically represents results of mapping (post-synthesis) & fitting
- Analyze critical timing paths graphically
  - Delay values displayed if timing
- Locate nodes & node names after optimizations
  - Assigning constraints
  - Debugging



## **RTL Viewer**



#### Note:

1) Must Perform Elaboration First (e.g. Analysis & Elaboration OR Analysis & Synthesis)

© 2007 Altera Corporation-Confidential





#### Represents design using logic blocks & nets

- I/O pins
- Registers
- Muxes
- Gates (e.g. AND, OR, etc.)
- Operators (e.g. adders, multipliers, etc.)

© 2007 Altera Corporation—Confidential



## **Technology Map Viewers**



#### Note:

#### 1) Must Run Synthesis and/or Fitting First

© 2007 Altera Corporation—Confidential



#### **Schematic View (Technology Viewer)**



#### Represents design using atoms

- I/O pins & cells
- Lcells
- Memory blocks
- MAC (DSP blocks)





## **Hierarchy List**

- Traverse between levels of design hierarchy
- View logic schematic for each hierarchical level
- Break down each hierarchical level into netlist elements or atoms
  - Instances
  - Primitives
  - Pins
  - Nets
  - State machines
  - Logic clouds (if enabled)



© 2007 Altera Corporation—Confidential



# **Using Hierarchy List**



© 2007 Altera Corporation—Confidential



### **Schematic Hierarchy Navigation**



elko/

© 2007 Altera Corporation-Confidential





© 2007 Altera Corporation—Confidential

## **Other Features**

- Bird's Eye View
  - Displays overall view of design
- Page control
  - Hierarchical levels automatically partitioned
    - Control design size per page (tools  $\Rightarrow$  customize  $\Rightarrow$  options)
  - Navigate nets between page
- Go to net driver
  - Traces net back to source driver
- LUT internal detail
  - View LUT truth table, Karnaugh map, and expanded to gate logic
- Cross-probing : locate nodes from/to
  - Design files
  - Assignment Editor
  - Chip Planner
  - Chip Editor
  - Resource Property Editor
  - RTL/Technology Map Viewers



<sup>© 2007</sup> Altera Corporation—Confidential

# **State Machine Viewer**



© 2007 Altera Corporation—Confidential

## **Chip Planner**

#### Editable graphical view of target device

#### Displays

- Graphical layout of device resources
- Routing channels between device resources
  - Internal routing channels within LABs

#### Uses

- View placement of design logic
- View connectivity between resources used in design
- Make placement assignments
- Debugging placement related issues

© 2007 Altera Corporation—Confidential



## **Chip Planner**



#### **Bird's Eye View**



- Provides overall view of the entire device
- Use to navigate through the Chip Planner Floorplan



© 2007 Altera Corporation—Confidential

# **Displaying Fan-In & Fan-Out**



© 2007 Altera Corporation-Confidential

#### **Cross-Probing from/to Chip Planner**

- Locate hierarchy blocks or specific logic from other Quartus II windows
- Project Navigator
- Compilation Report
- Design files
- RTL Viewer
- Technology Viewer
- Message window
- Pin Planner



© 2007 Altera Corporation—Confidential

### **Resource Property Editor**

- Use to view detailed logic implementation & connections
  - Cross-probe from other Quartus II windows

#### Views

- Logic cells (look-up tables & registers)
- Embedded memory
- Embedded multipliers
- I/O cells
- PLLs

© 2007 Altera Corporation—Confidential





© 2007 Altera Corporation—Confidential



#### **Undesired Compilation Results?**

- Incorrect coding
- Non-recommended coding style
- Suboptimal synthesis & fitting settings/constraints

Note: For more details on optimizing designs based on undesired results, please attend the course "Quartus II Software Design Series: Optimization"

© 2007 Altera Corporation—Confidential



#### Exercise 3 Demonstration

© 2007 Altera Corporation—Confidential Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation 104



#### **Compilation Summary**

- Compilation includes synthesis & fitting
- Compilation Report contains detailed information on compilation results
- Use Quartus II software features to understand how design was processed
  - RTL Viewer
  - Technology Map Viewers
  - State Machine Viewer
  - Chip Planner
  - Resource Property Editors

ADERA.

© 2007 Altera Corporation—Confidential

#### **Compilation Support Resources**

#### Quartus II Handbook chapters

- "Quartus II Incremental Compilation for Hierarchical & Team-Based Design" (Volume 1)
- "Design Analysis & Engineering Change Management with Chip Planner" (Volume 3)

© 2007 Altera Corporation—Confidential Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation 106





# **Synthesis & Fitting Control**

- Controlled using two methods
  - Settings
    - Project-wide switches
  - Assignments (i.e. logic options; constraints)
    - Individual entity/node controls
- Accessed using Assignments menu
- Stored in QSF file for project/revision



© 2007 Altera Corporation—Confidential


## **Settings**

Project-wide switches

#### Examples

- Device selection
- Synthesis optimization
- Fitter settings
- Physical synthesis
- Design Assistant

Located in Settings dialog box (Assignments menu)

© 2007 Altera Corporation—Confidential Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation 109



egory:						
General Files Libraries Device Compilation Process Settings EDA Tool Settings Compilation Process Settings EDA Tool Settings Filter Settings Physical Synthesis Optimizations Filter Settings Physical Synthesis Optimizations Filter Settings Assembler Design Assistant SignalT ap II Logic Analyzer Logic Analyzer Interface Simulator Settings PowerPlay Power Analyzer Settings	Device Select the family and dev Family: Cyclone II Device and Pin Options Target device Auto device selecte Specific device selecte Other: n/a Available devices: Name EP2C5F256C6 EP2C15AF256C6 EP2C20F256C6 EP2C20F256C6	ice you want to ta	rget for compilation devices' list LEs User 1/ 4608 158 8256 182 14448 152 18752 152	ation.  Show in 'Available devices' list Package: FBGA ▼ Pin count: 256 ▼ Speed grade: Fastest ▼ Show advanced devices HardCopy compatible only  ser I/ Memor Embed PLL State St		
	Migration compatibility Migration Devices O migration devices sele	Co H. ected ✓	IIII mpanion device— ardCopy II: [ Limit DSP & RAM	f to HardCopy II d	evice resources	

Calling Dialage Dave

Tcl: set\_global\_assignment -name <assignment\_name\*> <value>

Change settings • Top-level entity • Target device • Add/remove files • Libraries • VHDL '87 or '93? • Verilog '95, '01 or SystemVerilog? • EDA tool settings • Timing settings

- Compiler settings
- Synthesis settings
- Fitter settings
- Simulator settings

© 2007 Altera Corporation—Confidential



## **Compilation Process**

Category:			
Category:			
E Files	ation Process Settings		
- Libraries Specify	y Compilation Process options.		
<ul> <li>Device</li> <li>Operating Settings and Conditions</li> <li>Compilation Process Settings</li> <li>Early Timing Estimate</li> <li>Incremental Compilation</li> <li>EDA Tool Settings</li> <li>Analysis &amp; Synthesis Settings</li> <li>Fitter Settings</li> <li>Timing Analysis Settings</li> <li>Assembler</li> <li>Design Assistant</li> <li>SignalTap II Logic Analyzer</li> <li>Logic Analyzer Interface</li> <li>Simulator Settings</li> </ul>	um processors allowed for parallel compilation: 1 ese smart compilation eserve fewer node names to save disk space un I/O assignment analysis before compilation an Assembler during compilation an RTL Viewer preprocessing during compilation we a node-level netlist of the entire design into a persistent source nis option specifies VQM File name for full compilation and Start V ile name:		
PowerPlay Power Analyzer Settings	xport_directory; export_db		
Sav Dir More Descripi	ve project output files in specified directory Directory name: e Settings ption:	<ul> <li>Smart comp – Skips er not required synthes         – Saves or – Uses m     </li> <li>Generate version</li> </ul>	Dilation <sup>(1)</sup> ntire compiler modules when uired (i.e. elaboration, sis, etc.) compiler time ore disk space ersion-compatible database <sup>(2)</sup>

#### *Tcl:* set\_global\_assignment –name SMART\_RECOMPILE ON

© 2007 Altera Corporation-Confidential



#### **Version-Compatible Database**

- Recommended if migrating design between versions of Quartus II software
- Exports a database from one version that can be imported directly into another version
- Use to preserve compilation results between Quartus II software versions
  - Re-running timing analysis or simulation with updated timing models
- Two methods to create
  - Settings dialog box
  - Project menu

*Tcl:* set\_global\_assignment -name AUTO\_EXPORT\_VER\_COMPATIBLE ON *Tcl:* set\_global\_assignment -name VER\_COMPATIBLE\_DB\_DIR <directory\_name>



<sup>© 2007</sup> Altera Corporation—Confidential

## **Synthesis Netlist Optimizations**

- Further optimize netlists during synthesis
- Types
  - WYSIWYG primitive resynthesis
  - Gate-level register retiming

Settings - pipemult		
Settings - pipemult Category: General Files Libraries Device Operating Settings and Conditions Compilation Process Settings EDA Tool Settings Analysis & Synthesis Settings VHDL Input Verilog HDL Input Default Basameters	Specify options for performing netlist optimizations during synthesis.  Perform WYSIWYG primitive resynthesis (using optimization technique specified in Analysis & Synthesis settings)  Perform gate-level register retiming  Allow register retiming to trade off Tsu/Tco with Fmax	
Synthesis Netlist Optimizations	noted in Compilation Report	

© 2007 Altera Corporation—Confidential

#### **WYSIWYG Primitive Resynthesis**

- Unmaps 3<sup>rd</sup>-party atom netlist back to gates & then remaps to Altera primitives
  - Unnecessary when using integrated synthesis
- Considerations
  - Node names may change
  - 3<sup>rd</sup>-party synthesis attributes may be lost
    - Preserve/keep
  - Some registers may be synthesized away

Tcl: set\_global\_assignment -name ADV\_NETLIST\_OPT\_SYNTH\_WYSIWYG\_REMAP ON







#### **Gate-Level Register Retiming**

- Moves registers across combinatorial logic to balance timing
- Trades between critical & non-critical paths
- Makes changes at gate level





Tcl: set\_global\_assignment -name ADV\_NETLIST\_OPT\_SYNTH\_GATE\_RETIME ON



© 2007 Altera Corporation—Confidential

#### **Fitter Settings**

Settings - pipemult		
Category:		
General Files	Fitter Settings	
<ul> <li>Files</li> <li>Libraries</li> <li>Device</li> <li>Operating Settings and Conditions</li> <li>Compilation Process Settings</li> <li>EDA Tool Settings</li> <li>Analysis &amp; Synthesis Settings</li> <li>Fiter Settings</li> <li>Fiter Settings</li> <li>Timing Analysis Settings</li> <li>Timing Analysis Settings</li> <li>SignalTap II Logic Analyzer</li> <li>Logic Analyzer Interface</li> <li>Simulator Settings</li> </ul>	Specify options for fitting.         Timing-driven compilation         ✓ Optimize hold timing:         I/O Paths and Minimum TPD Paths         Optimize fast-corner timing         PowerPlay power optimization:         Normal compilation         Fitter effort         ○ Standard Fit (highest effort)         ○ Fast Fit (up to 50% faster compilation / may reduce fmax)         ● Auto Fit (reduce Fitter effort after meeting timing requirements)	Compilation speed/fitter effort  Standard fit  Highest effort  Longest compile time
PowerPlay Power Analyzer Settings	Desired worst case slack (margin): 0 ns 💌	<ul> <li>Fast fit         <ul> <li>Faster compile but possibly lesser design performance</li> </ul> </li> </ul>
	Seed: 1 More Settings	<ul> <li>Auto fit         <ul> <li>Compile stops after meeting timing</li> <li>Conserves CPU time</li> </ul> </li> </ul>
		<ul> <li>Will mimic standard fit for hard-to-fit designs</li> <li>Default for <u>new</u> designs</li> <li>One fitting attempt</li> </ul>
	OK	

Tcl: set\_global\_assignment -name FITTER\_EFFORT "<Effort Level>"

© 2007 Altera Corporation-Confidential



#### **Physical Synthesis**

#### Re-synthesis based on fitter output

- Makes incremental changes that improve results for a given placement \_
- Compensates for routing delays from fitter \_

ettings - pipemult	
Category: General Files Libraries Device Operating Settings and Conditions Compilation Process Settings EDA Tool Settings Analysis & Synthesis Settings Fitter Settings Physical Synthesis Optimizations Fitter Settings Assembler Design Assistant SignalT ap II Logic Analyzer Logic Analyzer Interface Simulator Settings PowerPlay Power Analyzer Settings	Physical Synthesis Optimizations         Specify options for performing physical synthesis optimizations during fitting.         Physical synthesis for performance         Perform physical synthesis for combinational logic         Perform automatic asynchronous signal pipelining         Physical synthesis for registers         Perform register duplication         Perform register retiming         Physical synthesis for fitting         Perform physical synthesis for combinational logic         Perform physical synthesis for combinational logic         Perform register retiming         Physical synthesis for fitting         Perform physical synthesis for combinational logic         Perform logic to memory mapping         Physical synthesis effort         Normal (default; increases compilation time two to three times)
	Extra (should improve design performance; increases compilation time)     Fast (may reduce performance gains; decreases compilation time)

© 2007 Altera Corporation-Confidential



## **Physical Synthesis**

#### Types

- Performance optimization
  - Combinational logic
  - Asynchronous signal pipelining
  - Register duplication
  - Register retiming
- Area optimization
  - Combinational logic
  - Logic to memory mapping

#### Effort

- Trades performance vs. compile time
- Normal, extra, or fast
- New or modified nodes appear in Compilation Report

Tcl: set\_global\_assignment -name PHYSICAL\_SYNTHESIS\_EFFORT <Effort Level>

#### **Combinational Logic**

Swaps look-up table (LUT) ports within LEs to reduce critical path LEs



Tcl: set\_global\_assignment -name PHYSICAL\_SYNTHESIS\_COMBO\_LOGIC ON

© 2007 Altera Corporation—Confidential



#### **Asynchronous Signal Pipelining**

Adds pipeline registers to asynchronous clear or load signals in very fast clock domains



*Tcl:* set\_global\_assignment -name PHYSICAL\_SYNTHESIS\_ASYNCHRONOUS\_SIGNAL\_PIPELINING ON

© 2007 Altera Corporation—Confidential



#### **Duplication**

High fan-out registers or combinatorial logic duplicated & placed to reduce delay



*Tcl:* set\_global\_assignment –name PHYSICAL\_SYNTHESIS\_REGISTER\_DUPLICATION ON



## **Assignments (Logic Options)**

- Individual switches applied to I/O, internal nodes or hierarchy blocks
- Use Assignment Editor to manage assignments
- Example assignments
  - Optimization Technique
  - PCI I/O
- Must perform at least analysis & elaboration to obtain hierarchy & node information

© 2007 Altera Corporation—Confidential



## **Assignment Editor (AE)**

#### Provides spreadsheet assignment entry & display

#### - Can copy & paste from clipboard

	🦪 Q	uartus	I - D:/altera/71/q	lesigns/fir_filter/f	ir_filter - filtref - [Ass	ignment Editor	ssignments Menu	
	File	Edit Vie	w Tools Window					
		× +	Category: All				All 👌 Timing 🏓 Logic	Options
Sort on colu	mns		Node Filter: Click th	e Node Filter button to	view more options			Enable/disable
	T,	× +	Information: Assigns	a location on the device	ce for the current node(s) ar	nd/or pin(s).		individual
		*	Edit: XV	Location			/	assignments
	\$		From	То	Assignment Name	Value	Enabled	
	問	1		🗩 clk	Location	PIN_G1	Yes	
	12	2		<b>i</b> ⊂k	Clock Settings	clocka	Yes	
	-8	3		🗩 clkx2	Clock Settings	clockb	Yes	
	-5	4	🗩 clk	🗩 clkx2	Multicycle	2	Yes	
	e.	5		iiid	Location	IOBANK_1	Yes	
Assignment	0	6		iii∂d	I/O Standard	SSTL-2 Class II	Yes	
Editor	-	7		Preset	I/O Standard	3.3-V LVTTL	Yes	
		8		Pnewt	I/O Standard	3.3-V LVCMOS	Yes	
toolbar	4	9		🕪d[6]	I/O Standard	2.5 V	Yes	
	X	10		Preset	Location	IOBANK_4	Yes	
	«»	11		🗇 yn_out	Location	IOBANK_4	Yes	
	10000000	12		🔷 me	Reserve Pin	As input tri-stated	Yes	
		13		💿 yvalid	Location	PIN_E14	Yes	
		14		iiii ⊂lkx2	Location	PIN_C13	Yes	
		15		newt	Location	PIN_C15	Yes	
		16	< <new>&gt;</new>	< <new>&gt;</new>	< <pre>coeu&gt;&gt;</pre>			
					Customiz	zable		
© 2007 Altera	Corpor	ation_	Confidential		colum	ns		

#### **Cross-Probing to Assignment Editor**

- Virtually all win tools cross-pro (locate) to Assi Editor
- Examples
  - Project Navigate
  - Message windo \_
  - Compilation Re
  - Design files —

II windows &	🖑 Quartus II - D:/alte	era/71/qdesigns/fir_filter/fir_	filter - filtref
	File Edit View Project	Assignments Processing Tools	Window Help
s-probe	🗅 🚅 🖬   🎒   %	🖹 🖻 🗠 🍽 filtref	- 🔀 🖉 🗞
	Project Navigator	× ×	
Assignment	Entity		
9	Lycione: EPTU6F250	162 (59)	
	BDF Intel	40 (40)	
	abd_state_m:ins	1 8(8)	
	hvalues:ine	12 0	
	iter acc:inst3 .	Settings	
avigator	±*y mult:inst6	Set as Top-Level Entity	
		Locate 🔸	Locate in Assignment Editor
window		Create New LogicLock Region	Locate in Pin Planner
on Poport		Export Assignments	Locate in Chip Planner (Floorplan & Chip Editor)
on Report		Set as Design Partition	Locate in Resource Property Editor
es	/	Expand All	Locate in Technology Map Viewer Locate in RTL Viewer
		Print Hierarchy Drint All Decigo Files	Locate in Design File
To invoke Assignmen	t Editor:	roperties	
1) Highlight object/me	essage	pen in Main Window	
2) Right-click	J	inable Docking	
3) Select Locate $\rightarrow$ Lo	ocate in	lose esign Units	
Assignment Editor	*		
Assignment Eultor			

\*Note: Assignment Editor pre-filled with target node/pin name

© 2007 Altera Corporation—Confidential



# **Using Assignment Editor**

& Quartus II - D:/altera/71/qdesigns/f	fir_filter/fir_filter -	filtref - [Assign	ment Editor]				
File Edit View Tools Window							
E Category: All		tions					
T Node Filter: Click the Node Filt	er hutton to view more o	ontions					
		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,					
This cell specifies	the destination name for	point-to-point assign	ments. For single-po	oint assignments, this cell sp	pecifie		
Edit: XV							
From To	Assia	nment Name	/alue	Enabled			
	<				<u>+</u>		
17 2 Det clk	< 🦉 🧐	Quartus II - D:/al	tera/71/qdesign	ns/fir_filter/fir_filter	<ul> <li>filtref - [Assignment Editor*]</li> </ul>		
<b>3</b>	∝2 File	Edit View Tools	Window				
Pak	x2	X Cotogoruu	- I all				ping 📘 🌲 Logic Options
Double-click cells		Category.					
to edit or type	0	🗡 🛨 Node Filter	r: Click the Node	Filter button to view more	options	Double alial	to coloct
	set	×				Double-click	to select
name directly		🗄 Informatio	n: Assigns a locat	tion on the device for the ci	urrent node(s) and/or pin(s).	assignment f	rom drop-
		N Edity					
1.448 1.10	cot	LUIG	XIVIII ocari	ion			
	out 🖃			ion		down menu 8	k set value
«» 11 12	n_out	From		o Assig	gnment Name Value	down menu &	k set value
	set 🛃	From 1		) Assiç >clk Loca	gnment Name Hate	Cown menu &	k set value
	set n_out e valid ∞2 ,12	- From 1	To To	on Assig ≻clk Loca ≻clk Loca	gnment Name Value ation (Accepts w	Enabled Yes	set value
≪≫ 11 12 13 14 15	set [2] a continue [2] b continue [2] continue [2] con	From 1 2 3		on Assig >clk Loca >clk Loca >clkx2 Loca	gnment Name Value ation (Accepts w v tion (Accepts wildcards/groups) c Cell Insertion	Cown menu &	k set value
(*>)         11         (*) yr           12         (*) me           13         (*) yr           14         (*) clk           15         (*) ne           16         < <new>&gt;</new>	set 1_out e valid x2 swt 1 1 1 1 1 1 1 1 1 1	From 1 2 3 4 		on Assig Clk Loca Clk Loca Clk2 Logic Clx2 Logic Clx2 Logic	gnment Name Value ation (Accepts w v tion (Accepts wildcards/groups) c Cell Insertion cLock Region Location	Cown menu &	set value
II         Image: state stat	set 1_out e valid x2 swt e fill fi	Euk.     From     1     2     3     4     ■     Ck		Assig       Clk     Loca       Clk     Loca       Clk     Loca       Clkx2     Logic       Clkx2     Logic       Clkx2     Logic	gnment Name Value ation (Accepts w v tion (Accepts wildcards/groups) c Cell Insertion cLock Region Location cLock Region Membership Exceptions	Cown menu &	set value
11         Image: Weight of the second s	set 1_out e valid x2 swt b af af af af af af af af af af	Edit. From 1 2 3 4 5 6 7		Image: second	gnment Name ation (Accepts wildcards/groups) tion (Accepts wildcards/groups) c Cell Insertion cLock Region Location cLock Region Membership Exceptions cLock Region Options cLock Region Priority	Cown menu &	k set value
11         Image: Weight of the second s	set 1_out alid xalid x2 alitta alitta alitta alitta alitta alitta alitta alitta alitta alitta alitta alitta alitta alitta	From 1 2 3 4 5 6 7 8		Image: second	gnment Name ation (Accepts w v tion (Accepts wildcards/groups) c Cell Insertion cLock Region Location cLock Region Membership Exceptions cLock Region Options cLock Region Priority cLock Region Priority cLock Region Priority cLock Region Priority	Cown menu &	k set value
(*)         11         (*)         (*)           12         13         (*)         (*)           13         14         (*)         (*)           16         < <new>&gt;         (*)         (*)           Launch node         (*)         (*)         (*)</new>	set 1_out e valid x2 4 4 4 4 4 4 4 4 4 4 4 4 4	From 1 2 3 4 5 6 7 8 9		ion Assig Clk Clk Clk Clca Clk Clk Clk Clca Clk Clk Clk Clca Clk	gnment Name ation (Accepts w v tion (Accepts wildcards/groups) c Cell Insertion cLock Region Location cLock Region Membership Exceptions cLock Region Options cLock Region Options cLock Region Priority cLock Routing Constraints File Name ual Logic Duplication	Cown menu &	k set value
Image: state	set 1_out e valid x	From From From From Clk From Clk From Clk From Clk From 1 2 3 4 Clk From Clk From Clk From Clk From Clk From Clk From Clk From Clk From Clk From Clk From Clk From Clk From Clk From Clk From Clk From Fr		Assig       >clk     Loca       >clk     Loca       >clkx2     Logic       >clkx2     Logic       >clkx2     Logic       >d     Logic       >d     Logic       >d     Logic       >d     Logic       >newt     Logic       >newt     Logic       >reset     Manu       >reset     Manu	gnment Name ation (Accepts wildcards/groups) tion (Accepts wildcards/groups) c Cell Insertion cLock Region Location cLock Region Membership Exceptions cLock Region Options cLock Region Priority cLock Routing Constraints File Name ual Logic Duplication imum Clock Arrival Skew (Accepts wildca	down menu &	set value
II       II         I2       II         I3       II         I4       I5         I6       < <new>&gt;    Launch node finder or select</new>	set _out e valid CX2 4 4 4 4 4 4 4 4 4 4 4 4 4	From From 1 2 3 4 1 2 3 4 1 2 3 4 1 2 3 4 1 2 3 4 1 2 3 4 1 2 3 4 1 2 3 4 1 2 3 4 1 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1		Assig       Clk     Loca       Clk     Loca       Clk.     Loca       Clk. <th>gnment Name ation (Accepts wildcards/groups) tion (Accepts wildcards/groups) c Cell Insertion cLock Region Location cLock Region Options cLock Region Options cLock Region Priority cLock Routing Constraints File Name ual Logic Duplication imum Clock Arrival Skew (Accepts wildca imum Data Arrival Skew (Accepts wildca</th> <th>down menu &amp;</th> <th>set value</th>	gnment Name ation (Accepts wildcards/groups) tion (Accepts wildcards/groups) c Cell Insertion cLock Region Location cLock Region Options cLock Region Options cLock Region Priority cLock Routing Constraints File Name ual Logic Duplication imum Clock Arrival Skew (Accepts wildca imum Data Arrival Skew (Accepts wildca	down menu &	set value
Launch node finder or select from assignment	set 1_out alid xalid x2 swt f f f f f f f f f f f f f	Edk. From 1 2 3 4 1 2 3 4 ■ ck 5 6 7 8 9 10 11 12 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1		on Clk Loca Clk Loca Clk Loca Clk.2 Logic Clk.2 Logic Maxi Maxi Preset Maxi Preset Maxi Preset Maxi Maxi	gnment Name ation (Accepts widcards/groups) c Cell Insertion cLock Region Location cLock Region Membership Exceptions cLock Region Options cLock Region Priority cLock Routing Constraints File Name ual Logic Duplication imum Clock Arrival Skew (Accepts wildca imum Data Arrival Skew (Accepts wildca imum Data Options) imum Data Options imum Da	down menu &	k set value
Launch node finder or select from assignment	set 1_out e valid x2 swt 1 1 1 1 1 1 1 1 1 1 1 1 1	From           1           2           3           4           5           6           7           8           9           10           11           12           13		Assign       Clk     Loca       Clk     Loca       Clk     Loca       Clkx2     Logic       Preset     Logic       Preset     Maxi       Vn_out     Maxi       Nee     Maxi       Vvalid     Maxi	gnment Name Atom ation (Accepts wildcards/groups) c Cell Insertion cLock Region Location cLock Region Membership Exceptions cLock Region Options cLock Region Priority cLock Routing Constraints File Name ual Logic Duplication imum Clock Arrival Skew (Accepts wildca imum Delay (Accepts wildcards/groups) imum Delay (Accepts wildcards/groups)	down menu &	set value
Launch node finder or select from assignment groups	set 1_out e valid x2 swt 4 4 * * * * * * * * * * * * *	From       1       2       3       4       5       6       7       8       9       10       11       12       13       14		Assig       Clk     Loca       Clk     Loca       Clk     Loca       Clkx2     Logic       Clkx2     Logic       Clkx2     Logic       Clkx2     Logic       Preset     Logic       Preset     Logic       Preset     Maxi	gnment Name Atom ation (Accepts wildcards/groups) c Cell Insertion cLock Region Location cLock Region Membership Exceptions cLock Region Options cLock Region Priority cLock Routing Constraints File Name ual Logic Duplication imum Clock Arrival Skew (Accepts wildca imum Data Arrival Skew (Accepts wildca imum Data Arrival Skew (Accepts wildca imum Delay (Accepts wildcards/groups) imum Fan-Out mum Delay (Accepts wildcards/groups) mum tco Requirement (Accepts wildcards/groups)	down menu &	set value
Launch node finder or select from assignment groups	set 1_out alid xalid x2 swt 3 3 3 3 3 3 3 3 3 3 3 3 3	From       1       2       3       4       5       6       7       8       9       10       11       12       13       14		Assig       clk     Loca       clk     Loca       clk     Loca       clkx2     Logic       clkx2     Logic       clkx2     Logic       id     Logic       id     Logic       id     Logic       reset     Logic       inewt     Logic       ineset     Maxi       yn_out     Maxi       yvalid     Maxi       inewt     Minin       clkx2     Minin       inewt     Minin	gnment Name Halfe ation (Accepts wildcards/groups) c Cell Insertion cLock Region Location cLock Region Membership Exceptions cLock Region Options cLock Region Priority cLock Routing Constraints File Name ual Logic Duplication imum Clock Arrival Skew (Accepts wildca imum Delay (Accepts wildcards/groups) imum Delay (Accepts wildcards/groups) imum Delay (Accepts wildcards/groups) mum Delay (Accepts wildcards/groups) mum to Requirement (Accepts wildcards/ mum to Requirement (Accepts wi	down menu &	set value
Launch node finder or select from assignment groups	set 1_out alid xalid x2 wt 4 4 x x x x x x x x x x x x x	From           1           2           3           4           5           6           7           8           9           10           11           12           13           14           15           16		Image: system of the system	gnment Name Halfe ation (Accepts wildcards/groups) c Cell Insertion cLock Region Location cLock Region Membership Exceptions cLock Region Options cLock Region Priority cLock Routing Constraints File Name ual Logic Duplication imum Clock Arrival Skew (Accepts wildca imum Data Arrival Skew (Accepts wildca imum Data Arrival Skew (Accepts wildca imum Data Arrival Skew (Accepts wildca imum Delay (Accepts wildcards/groups) imum Delay (Accepts wildcards/groups) mum too Requirement (Accepts wildcard mum tpd Requirement (Accepts wildcards/groups)	down menu &	set value

© 2007 Altera Corporation-Confidential



## **Editing Multiple Assignments**

#### Use Edit bar, auto-fill, copy & paste

🦪 વ	🖉 Quartus II - D:/altera/71/qdesigns/fir_filter/fir_filter - filtref - [Assignment Editor*]												
File	e Edit View Tools Window												
-	≚ ]]	Category: Pin     Pin     All 💍 Timing Decide Coptions											
0	Node Filter: Click the Node Filter button to view more options												
₽	Information: Specifies the I/O standard of a pin. Different device families support different I/O standards at onco with different I/O standards at onco w												
	Ec	dit: XV SS	ITL-2 Class II										
ø		То	Location	I/O Bank	I/O Standard	General Function	Special Function Re						
間	1	iii⊇clk			3.3-V LVTTL								
12	2	d	IOBANK_1	1	SSTL-2 Class II								
-8	3	iiiPreset	IOBANK_4	4	3.3-V LVTTL								
र्भ	4	Ovn_out	IOBANK_4	4	3.3-V LVTTL								
82	5	💿 yvalid	PIN_E14	3	3.3-V LVTTL	Row I/O	LVDS38p/DQ1R3						
<u>0</u> *	6	iiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiii	PIN_C13	2	3.3-V LVTTL	Coumn I/O	LVDS33p						
Ť	7	III newt	PIN_C15	3	3.3-V LVCMOS	rRow I/O	LVDS36p						
٢	8	< <new>&gt;</new>	< <new>&gt;</new>		F								
× *	Auto-fill multiple adjacent cells												
			III				2						

© 2007 Altera Corporation-Confidential



© 2007 Altera Corporation—Confidential



## **Assignment (Time) Groups**

Assigns named to user-defined group of nodes

Allows single assignment to constrain entire group

Assignments		Create & Name Group
	Assignment Groups	
🤣 Pins		Create Delete Bename Delete All
Iming Analysis Settings	Assignment group namemy_group	
2 EDA Tool Settings	Members:	
_⊈ Settings Ctrl+Shift+E	dataa_in*	Add
Classic Timing Analyzer <u>W</u> izard	datab_in*	Delete
Assignment Editor Ctrl+Shift+A		
🤣 Pi <u>n</u> Planner Ctrl+Shift+N	Members	Add Members
Remove Assignments		Ture or select one or more node name(s) and/or wildcard characters
🔁 Demote Assignments	1	and/or assignment groups to add to the members of the assignment group.
🔁 Back-Annotate Assignments	Exceptions:	Multiple names must be whitespace delimited.
🔓 Import Assignments	datab_in[7]	Name(s): dataa in <sup>4</sup>
Export Assignments		
Assignment (Time) <u>G</u> roups		OK Cancel
Timing Closure <u>F</u> loorplan		
😼 LogicLock Regions Window Alt+L	Evoluded Members	7
B Design Partitions Window Alt+D	Excluded Members	
		OK Cancel

© 2007 Altera Corporation—Confidential



## **AE Dynamic Checking**

- Validity of constraint checked during entry
- Color-coded to display status
  - Grey disabled
  - Black applied
  - Yellow assignment warning

- Dark red incomplete
- Bright red error/illegal value
- Green enter new assignment

	From	То	Assignment Name	Value	Enabled
1		🗑 yn_out	Location	IOBANK_2	Yes
2		💿 yvalid	Location	PIN_75	Yes
3		<b>™</b> d	Location	IOBANK_1	No
4		iiiireiteiteiteiteiteiteiteiteiteiteiteiteite	Clock Settings	clk	Yes
5		🔷 unknown_clock	Clock Settings	dk2	Yes
6		🖻 dkx2	Clock Settings	clk2	Yes
7	🖻 clk	iiii ⊂lkx2	Multicycle	2	Yes
8		iiiid	DQS Frequency	1MHz	Yes
9		💿 yvalid		Minimum Current	Yes
10		i₩d	I/O Standard	LVCMOS	Yes
11		🐼 yn_out	I/O Standard	LVCMOS	Yes
12		💿 yvalid	I/O Standard	LVCMOS	Yes
13	< <new>&gt;</new>	< <new>&gt;</new>	< <new>&gt;</new>		

© 2007 Altera Corporation—Confidential



## **Assignment Editor Features**

- Category bar
  - Filters displayed constraints based on category
    - Ex. Pin assignments, timing assignments
- Node Filter bar
  - Filters displayed constraints based on node name
- Information bar
  - Displays description of selected cell or assignment

🥑 Q	uartu	s II -	D:/altera/71/qdes	igns/fir_filter/fir_fi	lter - filtref - [Assig	nment Editor*]			
File	Edit V	View	Tools Window						
1 0 I	Categor		.ocations Pin Edge Logic cell						
<b></b>	×		PLL						~
	× -		Show assignments for s	pecific nodes:					
\$	N								Check All
<b>₽</b> ₽	de Fil								Uncheck All
- <u>12</u> =8	ter:								Delete All
	This cell specifies the source name for point-to-point assignments. Altera recommends using the Node Finder to assign a source name. This field is available only for point-to-point assignments. Use the Destination Name (To) column for single-point assignments.								
«»		Edit	× ✓						
		F	rom	То	Assignment Name	Value	Enabled		^
	1			<mark>⊉dk</mark>	Location		Yes		
	3			■ clk ■ clkx2	Clock Settings Clock Settings	clocka clockb	Yes		
	4		⇒ elk	aller?	Multicocla	2	Vor		<b>~</b>



© 2007 Altera Corporation—Confidential

## **AE Tcl Commands**

Μ	lessages						×
	Type	Flag Message					<u>^</u>
	<b>(</b> )	Info: set_lo	cation_assignment ·	-to clk			
	<u>(</u> )	Info: set_low	cation_assignment ·	-to clk -remove		Messages window	
	٠	Info: set_lor	cation_assignment	-to clk		Mcoougeo milaon	
	<b>(</b> )	Info: set_in/	stance_assignment -	-name IO_STANDARD	"3.3-V LVTTL" -to	) yvalid	=
	<u> </u>	Info: set_in/	stance_assignment -	-name IO_STANDARD	"3.3-V LVTTL" -to	) clkx2	
	<u></u>	Info: set_in/	stance_assignment -	-name IO_STANDARD	"3.3-V LVTTL" -to	) newt	
	<u></u>	Info: set_in/	stance_assignment -	-name IO_STANDARD	"3.3-V LVTTL" -to	) yn_out	
	<b>Q</b>	Info: set_in/	stance_assignment -	-name IO_STANDARD	"SSTL-2 CLASS II"	′-to reset	
	<b>Q</b>	Info: set_in/	stance_assignment -	-name IO_STANDARD	"SSTL-2 CLASS II"	′-to yn_out	
	٩	Info: set_in/	stance_assignment ·	-name IO_STANDARD	"SSTL-2 CLASS II"	′-to yvalid	~
<b>System</b> (Processing) Extra Info) Info) Warning) Critical Warning Error) Suppressed Flag							
	Message: 0	22 👔	Location:			<b>_</b>	Locate

 Equivalent Tcl commands displayed as assignments are entered

- Manually copy to create Tcl scripts
- Export command (File menu) writes all assignments to a Tcl file

© 2007 Altera Corporation—Confidential



## **Export CSV File Assignments (Excel)**

#### Export to CSV file (File menu)

- Import data into Excel

From	To	Assignment Name	Value
	~DATA0~	Location	PIN_L8
	d[7]	Location	PIN_J4
	d[6]	Location	PIN_H4
	d[5]	Location	PIN_E6
	d[4]	Location	PIN_F1
	d[3]	Location	PIN_H3
	d[2]	Location	PIN_J6
	d[1]	Location	PIN_G4
	d[0]	Location	PIN_F2
	yn[7]	Location	PIN_H2
	yn[6]	Location	PIN_L6
	yn[5]	Location	PIN_G2
	yn[4]	Location	PIN_J2
	yn[3]	Location	PIN_G1
	yn[2]	Location	PIN_J3
	yn[1]	Location	PIN_H1
	yn[0]	Location	PIN_K2
	clk	Location	PIN_L2
	reset	Location	PIN_L3
	newt	Location	PIN_K6
	yvalid	Location	PIN_E5
	nxt	Location	PIN_A6
	yn	Output Maximum Delay	4ns
clk	input data	Input Maximum Delay	7ns
mult_mega:u4 *	acc:u5 *	Cut Timing Path	On
	clk	Clock Settings	clk

© 2007 Altera Corporation—Confidential

filtref

Comma Separated Value File (\*.csv)

File name

Save as type:

Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation

Export

Cancel

-

-

- 🗧 🖆 📰 -



D <u>N</u>ew...

൙ Open...

⊆lose

🚵 New Project <u>W</u>izard... 😴 Open P<u>r</u>oject...

> Save Projec<u>t</u> Close Project

Eile Properties... Create / Update

Save As...

Cor

🛄 Pag

👌 Prir

🖨 Prir

Red

Rec E<u>x</u>il

Convert MAX+PLUS II Project...

Save Current Report Section As...

Save in: 🗀 fir\_filter

3

My Recent Documents

Desktop

My Documents

My Network

Places

db 🛅

🖳 filtref

Ctrl+N

Ctrl+O

Ctrl+F4

Ctrl+J

# **Example Assignments**

# Optimization TechniquePCI I/O

© 2007 Altera Corporation—Confidential Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation 133



## **Optimization Technique**

- Selects synthesis optimization goal
  - Speed
  - Balanced (default)
  - Area
- Applies only to hierarchical entities
  - Locate from Project Navigator
  - Drag and drop into Assignment Editor
- Effects synthesis & logic mapping
- Only applies to Quartus II integrated synthesis

	From	То	Assignment Name	Value	Enabled	
1		👁 acc:b2v_inst3	Optimization Technique Stratix II	Speed	Yes	
2	< <new>&gt;</new>	< <new>&gt;</new>	< <new>&gt;</new>			
	1		-			

Tcl: set\_instance\_assignment -name STRATIXII\_OPTIMIZATION\_TECHNIQUE SPEED -to <node name>



© 2007 Altera Corporation—Confidential

## PCI I/O

- Turns on PCI compatibility for pins
  - Ignored if applied to anything other than a pin or a top-level design entity
- Controls clamping diode located in the I/O elements



	From	То	Assignment Name	Value	Enabled	
1		💿 yn_out[0]	PCI I/O	On	Yes	
2		💿 yn_out[1]	PCI I/O	On	Yes	
3		💿 yn_out[2]	PCI I/O	On	Yes	
4		💿 yn_out[3]	PCI I/O	On	Yes	
5	< <new>&gt;</new>	< <new>&gt;</new>	< <new>&gt;</new>			
					N	

Tcl: set\_instance\_assignment -name PCI\_IO ON -to <pin name>

© 2007 Altera Corporation—Confidential



#### **Available Logic Options (Assignments)**



© 2007 Altera Corporation—Confidential



#### **Updating QSF File**

- QSF not updated automatically when constraint entered or Assignment Editor is saved
- QSF updated when
  - Project is saved (File menu)
  - Beginning of compilation
- Change behavior to updating assignments immediately (Tools menu  $\Rightarrow$  Options  $\Rightarrow$  General  $\Rightarrow$  Processing)
  - Will impact software performance due to file accesses

© 2007 Altera Corporation—Confidential Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation 137



#### **Design Assistance**

Quartus II tools available to help improve designs

#### Design Assistant

- Optimization Advisors
  - Resource
  - Timing
  - Power
  - Incremental Compilation
  - Compilation Time

© 2007 Altera Corporation—Confidential



# **Design Assistant**



© 2007 Altera Corporation—Confidential



## **Optimization Advisors**

- Provide design-specific recommendations (feedback) on optimizing designs
- Five types
  - Resource usage optimization
  - Timing (performance) optimization
  - Power optimization
  - Incremental compilation suggestions
  - Compilation time reduction



© 2007 Altera Corporation—Confidential



## **Example Optimization Advisor**



© 2007 Altera Corporation—Confidential



#### **Exercise 4 Demonstration**

© 2007 Altera Corporation—Confidential Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation 142



#### **Settings & Assignments Summary**

- Settings & assignments allow a designer to control how a design is synthesized, placed, & routed
- Use the Settings dialog box to adjust project-wide settings
- Use the Assignment Editor to enable/disable individual assignments targeting hierarchy blocks, internal nodes, or I/O
- The Quartus II software provides features such as the Design Assistant & Optimization Advisors to help improve design results

© 2007 Altera Corporation—Confidential



#### **Design Analysis Support Resources**

#### Quartus II Handbook chapters (all Volume 2)

- "Area & Timing Optimization"
- "Power Optimization"
- "Assignment Editor"
- "Netlist Optimizations & Physical Synthesis"
- Training Courses and Demonstrations
  - Optimization Advisor demonstration

© 2007 Altera Corporation—Confidential Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation 144


# <u>承旧</u>唐汉公。 **Quartus II Software Design Series: Foundation** I/O Planning © 2007 Altera Corporation-Confidential

#### **I/O Planning Need**

- I/O standards increasing in complexity
- FPGA/CPLD I/O structure increasing in complexity
  - Results in increased pin placement guidelines
- PCB development performed simultaneously with FPGA design
  - Sometimes before!
- Pin assignments need to be verified earlier in design cycle
- Designers need easy way to transfer pin assignments into board tools

© 2007 Altera Corporation—Confidential



### I/O Planning Agenda

- Assigning Device I/O Locations
- I/O Assignment Analysis
- Early I/O Planning Methodology
- PCB Tool Support



#### **Assigning Device I/O Locations**

- Pin Planner
- Import from spreadsheet in CSV format
- Type directly into QSF file
- Scripting
- Using synthesis attributes in HDL

Note: Other methods/tools are available in Quartus II to make I/O assignments. The above are the most common or recommended.



#### **Pin Planner**

#### Interactive graphical tool for assigning pins

- Drag & drop pin assignments
- Set pin I/O standards
- Reserve future I/O locations
- Three main sections
  - Package view
  - All Pins list
  - Groups list

Assignments Menu ⇒ Pin Planner



#### **Pin Planner Window**



© 2007 Altera Corporation—Confidential



#### **Pin Planner Window (cont.)**

#### Package view

- Displays graphical representation of chip package
- Use to make or edit design I/O assignments
- Use to locate other package pins (i.e. power & configuration pins)

#### All pins list

- Displays pins as indicated by filter
  - Buses are auto-expanded
- Use to edit pin settings/properties directly

#### Groups list

- Similar to All Pins list except displays only groups & buses
- Use to make bus and group assignments
- Use to create new user-defined groups



#### **Assigning Pins Using Pin Planner**



© 2007 Altera Corporation—Confidential

#### **Assigning Pins Using Pin Planner (2)**



© 2007 Altera Corporation—Confidential



#### **Assigning Pins Using Pin Planner (3)**

#### Select available locations from list of pins colorcoded by I/O bank

×	Named:	×	▼ «»	Edit: 🗙 🗸						Filter:	Pins: all		•
	ĺ	,	Node Name	Direction	Location		I/O Bank	k	Vref G	, iroup	I/O Standard	T	~
	10	•	yn_out[6]	Output		-					3.3-V LVTTL (default)		_
	11	•	yn_out[5]	Output	PIN_AA17	_	I/O Bank 8	Column	I/O	DQS13B/D	Q2B 🗖		
	12	•	yn_out[4]	Output	PIN_AA18		I/O Bank 8	Column	i/o	DQSn13B			
	13	•	yn_out[3]	Output	PIN_AB5		I/O Bank 7	Column	I/O	DQ7B		-	
	14	•	yn_out[2]	Output	PIN_AB6		I/O Bank 7	Column	I/O	DQ7B			
	15	•	yn_out[1]	Output	PIN_AB7		I/O Bank 7	Column	I/O	DQ9B			
	16	•	yn_out[0]	Output	PIN_AB8		I/O Bank 7	Column	I/O	DQ9B			
ŝ	17		< <new node="">&gt;</new>		PIN_AB10		I/O Bank 10	Column	I/O	PLL6_OUT0	)p		¥
E D	<				PIN_AB13		I/O Bank 8	Column	I/O	CLK4p	*		

© 2007 Altera Corporation—Confidential



#### **Reserving I/O Pins**

## Type reserved I/O name directly into Pins List & select reserve configuration

Named:	×	<b>•</b> «»	Edit: 🗙 🗸	As input tri-stated			Filter:	Pins: all	-
		Node Name	Direction	Location	I/O Bank	Vref Group	I/O Standard	Reserved	~
17		yn_out[4]	Output				3.3-V LVTTL (default)		
18	•	yn_out[3]	Output				3.3-V LVTTL (default)		
19	•	yn_out[2]	Output				3.3-V LVTTL (default)		
20	•	yn_out[1]	Output				3.3-V LVTTL (default)		
21	•	yn_out[0]	Output				3.3-V LVTTL (default)		·
22	0	yyyalid	Output				3.3-V LVTTL (default)		
23		my_reserved_pin	Input				3.3-V LVTTL (default)	•	
24		< <newnode>&gt;</newnode>							
<						As bidirectional			
.,								As input tri-stated As output driving an un: As output driving groun As output driving VCC	specified s d

■ Or right-click on pin in Package View and choose Reserve ⇒ As...

– Pin name set to user\_reserve\_<pin\_number>



#### **Back-Annotation**

Back-Annotate Assignments         Back annotation type:         Default         Assignments to back-annotate         Device assignment         Device assignments         Pin & device assignments         Demote cell assignments to:         Denote cell assignments         Denote cell assignments         PlL location assignments         Delay chains         Resource Allocation assignments         DSP Balancing         RAM Packing         Global Signal         Auto Packed Registers	<ul> <li>Use to lock fitter-chosen (green) pin assignments for future compilations</li> <li>Copies device &amp; resource locations chosen by fitter into QSF file</li> <li>Pins</li> <li>Logic</li> <li>Routing</li> <li>"Locks down" locations in floorplan</li> </ul>
Save intermediate synthesis results Save a node-level netlist of the entire design into a persistent source file File name: OK Cancel Assignments Menu	H       P       P       P       P       P       P       P       Indicates back- annotation         J       D       D       D       P <td< th=""></td<>
© 2007 Altera Corporation—Confidential Altera Stratix Arria Cyclone MAX HardCopy Nios Quartus and MegaCore are trade	emarks of Altera Corporation

#### **Pin Planner Features**



#### **Pin Migration View**

Migration Result

4

4

4

9

3

3

3

3

8

0

1/0

Bank

VREF

Group

B4 N1

B4\_N1

B4 N1

B4 N1

B3 N0

B3 N0

B3\_N0

B3 N1

87 NU

B8 N1

DO MH

Pin

Function

Column I/O

VREFB7N2

- Select migration devices in Device Settings
- View & compare pin function differences between migration devices
- Package View adjusts to prevent non-migratable assignments

Current Device: EP2S15E484C3

Pin

Function

Column I/O

Column 170

Column 170 7

Show only highlighted pins Show migration differences

EP2S15F484C3

4

4

4

9

3

3

13

3

8

Ιo

1/0

Bank

Migration Devices

Pin

Function

Column I/O

VREFB7N2

Column 170

Column I/O

Column 170

VREF

Group

B4 N1

B4\_N1

B4 N1

B4 N1

B3\_N0

B3 N0

B3\_N0

B3 N1

DO NH

B7\_N1

87 NU

B8 N1

DO MH

EP2560F484I4

4

4

4

9

3

3

3

3

8

0

1/0

Bank

VREF

Group

B4\_N2

B4\_N2

B4 N2

B4 N2

B3\_N1

B3\_N1

B3\_N1

B3 N2

DO NO

B7\_N2

67\_NT

B8 N2

DO NO



#### © 2007 Altera Corporation—Confidential

PIN AAS | Column 170

PIN\_AA12 Column I/O

DIM AA12 Column 1/0

Pin Finder...

**Pin Migration View** 

2

3

4

5

6

8

0

10

12

12

Device..

Pin Number

PIN\_A6

PIN\_A7

PIN A8

PIN A10

PIN\_A16

PIN\_A17

PIN\_A18

PIN A19

DINE A D1

PIN AA4

#### **Additional Pin Planner Features**

#### Pin Finder

- Locate pins meeting user-defined criteria with Pin Finder (Edit menu or right-click)
- Use to find compatible pin locations
- Found pins highlighted in Package View

Query: Condition	Value	Find/Hi
1/0 Bank	IOBANK_3	
Current Strength	16mA	Dele
Assignment < <new condition="">&gt;</new>		
1		
Result: 48 pins meet the	e conditions	
48 pins in IOBANK_3		
		Clear R
		Cla

Customize Filter	X					//.
Filter: Unassigned 3.3 V Outputs  Query: Condition Direction Assignment 1/0 Standard < <new condition="">&gt;</new>	New Delete Value Output Unassigned 3.3-V LVTTL	IP	Pins: all Pins: assigned Pins: unassigned Pins: input Pins: output Pins: bidirectional Pins: all <u>Costomize&gt;&gt;</u>			
			C	us	tom Filters	
[	OK Cancel		-	C lis	Create custom filters for All Pins	
	and the state					

© 2007 Altera Corporation—Confidential



#### Show DQ/DQS Pins (View Menu)

Show color-coded DQ/DQS sets in x4, x8/x9, x16/x18, or x32/x36 modes in the Package View



#### **Pad View**

- Floating window to cross-reference package pin location to silicon pad location
  - Assign pins in Pad View based on pad location
- Reversed "Altera" indicates flip-chip die



#### Import/Export via CSV

- Use spreadsheet Comma Separated Value (.CSV) file to enter or edit I/O locations
- CSV column names must match Pin Planner column headings
  - То
    - Pin name
  - Assignment Name
    - Location
  - Value
    - PIN\_<pin\_number>
  - I/O standard

		Assignments Menu	
Import Assignme	nts		
Specify the source a to select LogicLock	nd categories of as: Import File(s).	signments to import. Click LogicLock Impo	t File Assignments
<ul> <li>File name:</li> </ul>	undation/QIIF7_1/	/Ex6/Verilog/io_assignments.csv	Categories
C Use LogicLock	< Import File Assignm	nents	Advanced
LogicLock I	mport File Assignme	ents	
Copy existing as:	signments into filtref.	qsf.bak before importing	
		OK	Cancel

	A	В	С
1	То	Assignment Name	Value
2	d[7]	Location	PIN_J4
3	d[6]	Location	PIN_H4





#### **Type I/O Assignments & Scripting**

- Type pin-related assignments directly into QSF
- Type pin-related assignments into separate Tcl
  - Source Tcl file in project QSF
  - Execute Tcl file to write assignments into QSF

🕸 Quart	us II - D:/altera/71/qdesigns/fir_	filter/fir_filt	er - filtref - [filtref.qsf*]
File Edit	View Project Processing Tools Wi	ndow	
	25		
<b>#</b>	🕸 Quartus II - D:/altera/	71/qdesign	s/fir_filter/fir_filter - filtref - [io_assignments.tcl]
$\overrightarrow{\{\}}$	File Edit View Project Pro	cessing Too	ls Window
(字)	<ul> <li>Image: A the state of the state of</li></ul>	1 2 3 4 5 6 7 8	<pre>set_location_assignment · IOBANK_4 · -to · reset set_location_assignment · IOBANK_4 · -to · yn_out set_location_assignment · -name · RESERVE_PIN · "AS · INPUT · TRI-STATED" · -to · me set_location_assignment · PIN_E14 · -to · yvalid set_location_assignment · PIN_C13 · -to · clkx2 set_location_assignment · PIN_C16 · -to · newt</pre>
	40         set_growar_assigned           41         42         # · Pin · & · Location           43         # · ===================================	a Assignmen ignment D nments.tcl	nts === TW_N20 - to clk

© 2007 Altera Corporation—Confidential

#### **Using Synthesis Attributes in HDL**

- chip\_pin
- altera\_chip\_pin\_lc
  - For compatibility with other synthesis tools

```
entity io_ex_vhdl is
port (
    data_in : std_logic_vector (3 downto 0);
    data_out : std_logic);
end entity io_ex_vhdl;
attribute chip_pin : string;
attribute chip_pin of data_in : signal is "D4, D5, D6, D7";
attribute chip_pin of data_out : signal is "E9";
module io_ex_ver (data_in, data_out);
input [3:0] data_in /* synthesis chip_pin = "D4, D5, D6, D7" */;
output data_out /* synthesis chip_pin = "E9";
```

Note: Other I/O-related features can be specified in HDL. See Quartus II Handbook chapter "Quartus II Integrated Synthesis" for more details.

© 2007 Altera Corporation—Confidential



#### I/O Assignment Analysis Command



 $\mathbf{b}$ Ð, Processing menu  $\Rightarrow$ Start ⇒ Start I/O ₽ E **Assignment Analysis** 퍼 ∎ł ₽4 0 N. E 3 暑 **Run from Pin** R **Planner toolbar** ß 2

Use to check legality of all I/O assignments without full compilation

#### Requirements

- I/O declaration
  - HDL port declaration
  - Reserved pin
- Pin-related assignments
  - I/O standard
  - Current strength
  - Pin location (pin, bank, edge)
  - PCI clamping diode
  - Toggle rate

© 2007 Altera Corporation—Confidential

3



#### **I/O Rules Checked**

#### No internal logic

- Checks I/O locations & constraints with respect to other I/O & I/O banks
- e.g. Each I/O bank supports a single  $V_{CCIO}$
- I/O connected to logic
  - Checks I/O locations & constraints with respect to other I/O, I/O banks & internal resources
  - e.g. A PLL that must be driven by dedicated clock input pin

Note: When working with design files, synthesize design before running I/O Assignment Analysis

© 2007 Altera Corporation—Confidential



## I/O Assignment Analysis Output



\*Note: See Appendix for special reports and information generated only for Stratix II, II GX, and HardCopy II devices

© 2007 Altera Corporation-Confidential



#### **Question:**

How do I validate an I/O pin-out for board development?

#### Completed design

- Run full compilation
- Enable option to run I/O analysis before fitting
  - Checks for I/O layout problems before starting a possible time-consuming fit
  - Settings ⇒ Compilation Process Settings ⇒ Run I/O assignment analysis before compilation

#### Incomplete design with completed top-level design file

- Run I/O Assignment Analysis on design
- Incomplete or no design files
  - Use early I/O planning methodology (discussed next)

© 2007 Altera Corporation—Confidential



#### **Early I/O Planning Methodology**

- Process to produce validated pin layout without needing design files
  - Steps
    - 1. Create I/O assignments using Pin Planner only
    - 2. Implement I/O in HDL
    - 3. Add all I/O timing constraints
    - 4. Continue design flow



#### 1) I/O Assignments Using Pin Planner Only

Purpose: Verify I/O-I/O relationships

#### Tasks

- Enter pin names
- Enter all pin-related assignments
  - I/O voltage standard
  - Current drive strength
  - PCI I/O support
  - On-chip termination
- Reserve I/O as inputs or outputs based on direction
  - Reserve bidirectionals as outputs as typically more restrictive
- Run I/O Assignment Analysis to check

© 2007 Altera Corporation—Confidential



#### **Notes on Step 1**

#### Place most restrictive pins first

- E.g. differential pins, double-data rate, etc.
- Assign to I/O blocks or I/O region for more flexibility
  - Let fitter choose exact locations
- As alternative, use spreadsheet or script to enter I/O information

© 2007 Altera Corporation—Confidential





## 2) Implement I/O in HDL

- Purpose: Verify I/O in relation to core
- Tasks
  - Identify clocks & other global signals
    - Use GLOBAL SIGNAL assignment
  - Add I/O-related megafunctions & IP and make I/O assignments
    - PLLs (ALTPLL)
    - SERDES (ALTLVDS with or without Dynamic Phase Alignment)
    - High-speed IP (e.g. RapidIO, HyperTransport)
    - DDR/QDR IP Cores
  - Set up and create top-level HDL file with all design I/O
    - Create file manually or use Quartus II commands to configure and create automatically
- Run I/O Assignment Analysis to check

© 2007 Altera Corporation—Confidential





#### **Adding I/O-Related Functions**

#### Import Pin Planner File (.PPF)

- Used to import I/O names and settings
- Created automatically by MegaWizard when creating I/O-related megafunctions
- Creates new group in Groups List of Pin Planner
- Two methods
  - Import PPF from previously created custom megafunction
  - Create new megafunction directly from Pin Planner
- Set up and create top-level HDL file
  - Based on only I/O megafunctions and I/O assignments

<u>Note</u>: See Appendix, Quartus II Handbook "I/O Management" (Volume 2), and online training "I/O Management" for information about importing/creating megafunctions through the Pin Planner and creating a top-level design file.

© 2007 Altera Corporation—Confidential



#### 3) Add All I/O Timing Constraints

- Fully constrain I/O for timing analysis
- Discussed in timing analysis section



#### 4) Continue design flow

- Merge validated pin assignments into another design project or revision
  - Use one project or revision to do I/O verification and another to start development of internal logic
- Use generated top-level HDL file as basis for design project
  - Remove virtual pins
  - Connect internal megafunction ports to internal logic



#### "Board-Aware" Settings: Output Pin Load

evice and Pin Options General   Configuration   Programming Files Pin Placement   Error Detection CRC	Unused Pins   Dual-Purpose Pins   Voltage     Capacitive Loading   Board Trace Model
Specify values for capacitive loading per I/	'O standard.
I/O standards:	
Name	Capacitive Loading
3.3-V PCI	10
3.3-V PCI-X	10
Differential 2.5-V SSTL Class II	0
Differential 1.8-V SSTL Class II	0
LVDS	U
Hyper I ransport	U =
Differential LVPEUL	U
	U
	0
1.01/	0
1.0 V	0
SSTL 2 Class I	0
SSTL-2 Class 1	0 💌
Description:	

#### **Capacitive Loading tab of Device and Pin Options button in Device Settings**

- Specifies output pin loading in picofarads (pf)
  - Changes default loading value of I/O \_ standard
  - Changes t<sub>co</sub> of output pins
- Allows designer to accurately model board conditions
- Specify for entire I/O standard in **Device Settings**
- Apply to individual output or bidirectional pins in Assignment Editor or Pin Planner All Pins list

×	Named:	8	<b>•</b> «»	Edit: 🗙 🧹 20			Filter:	Pins: all	Ţ	Ŧ
			Node Name	Direction	Location	I/O Standard	Output Pin Load	I/O Bank		~
	13		reset	Input	PIN_N3	3.3-V LVTTL (default)		6	В	-
	14	0	yn_out[7]	Output	PIN_J6	3.3-V LVTTL (default)	20	5	в	
	15	•	yn_out[6]	Output	PIN_L8	3.3-V LVTTL (default)	20	5	в	
	16	•	yn_out[5]	Output	PIN_H1	3.3-V LVTTL (default)	20	5	в	
	17	•	yn_out[4]	Output	PIN_K2	3.3-V LVTTL (default)	20	5	В	
	18	•	yn_out[3]	Output	PIN_H2	3.3-V LVTTL (default)	20	5	в	
	19	•	yn_out[2]	Output	PIN_J5	3.3-V LVTTL (default)	20	5	в	
	20	•	yn_out[1]	Output	PIN_L2	3.3-V LVTTL (default)	20	5	в	
	21	•	yn_out[0]	Output	PIN_K5	3.3-V LVTTL (default)	20	5	в	
	22	•	yvalid	Output	PIN_L7	3.3-V LVTTL (default)		5	В	Γ
US.	23		~DATA0~	Input	PIN E13	3.3-V LVTTL (default)		3	в	¥
 •	incto	200	aggianmont i	nama OUTDUIT		voluo, to mi	n nomo	1	>	

#### Tcl: set\_instance\_assignment -name OUTPUT\_PIN\_LOAD <value> -to <pin name>

© 2007 Altera Corporation-Confidential



#### Advanced I/O Timing (Stratix II & III devices only)

- Enhances analysis (over capacitive loading) by allowing user to enter board-level parameters
  - Use in lieu of or in addition to HSPICE & IBIS modeling
- View signal integrity metrics in Compilation Report (TimeQuest folder)

Specify values for Board Trace Model per I/D standard. VD standard: 33VLVTTL Board trace model: Name Near pull-up resistance Near capacitance Near capacitance open Near series resistance Transmission line distributed inductance Transmission line distributed inductance Transmission line distributed capacitance open Far capacitance Far capacitance Set for all pins using I/O standard Termination voltage Near capacitance Set for all pins using I/O standard Termination voltage Near capacitance Reset Reset Reset	le in TQ settings, then e Settings ⇒ Device & Pin Options	Board Trace Model Set parameters for specific I/O pin(s)
Near pull-up resistance       open         Near pull-up resistance       open         Near pull-down resistance       open         Near capacitance       open         Near series resistance       stinbuted inductance         Transmission line distributed inductance       0         Transmission line distributed capacitance       0         Transmission line distributed capacitance       0         Far pull-down resistance       open         Far pull-down resistance       open         Far pull-down resistance       open         Far series resistance       open         Specifiest       I/O standard         Instead of capacitave Loading to determine two uning and power. If Advanced I/O         Reset       Reset	ify values for Board Trace Model per I/O standard.  standard: 3.3V LVTTL  d trace model:  me. Value	Stratix II EP2S15F484C3 pin(s): yn_out[7]; yn_out[6]; yn_out[5]; yn_out[4]; yn_out[3]; yn_out[2]; yn_out[1]; yn_out[ I/O standard for selected pin(s): 3.3-V LVTTL
Bight-click on output pin(s) in Pin	rr pull-up resistance open     r pull-down resistance open     r a capacitance open     r series resistance short     rsmission line distributed inductance 0     rsmission line distributed capacitance 0     rsmission line length 0     pull-up resistance open     pull-down resistance open     resistance open     pull-down resistance open     pull-up resistance open     series resistance short     mination voltage 0   ription Set for all pins using     I/O standard eters for each I/0     only and are used and of capacitive Loading to determine t/or diming and power. If Advanced I/0  Reset	Image: state stat

© 2007 Altera Corporation—Confidential

#### **PCB Tool Support**

Mentor Graphics DxDesigner & I/O Designer software

- Cadence Allegro Design Entry software
- OrCAD Capture

For more detail on interfacing, see Quartus II Handbook chapters *"Mentor Graphics PCB Design Tools Support"* & *"Cadence PCB Design Tools Support"* (Volume 2)

© 2007 Altera Corporation—Confidential



#### **Transferring I/O Assignments**

#### FPGA Xchange file (.FX)

- Use to transfer pin assignments between Quartus II software & I/O Designer software
- Contains only assigned pins
- Not created automatically; must manually turn on .fx file generation (EDA Netlist Writer)

#### Pin-Out file (.PIN)

- Uses
  - Transferring pin assignments from Quartus II software to PCB tools
    - Cannot be imported back into Quartus II software
  - Generating symbols in PCB tools
- Contains all pins, included unused
- Automatically generated during fitting or I/O assignment analysis

© 2007 Altera Corporation—Confidential



#### **Generating .FX File**

- Choose FPGA Xchange (Assignments ⇒ EDA Tools Settings ⇒ Board-Level)
- Compile or run EDA Netlist Writer (Processing ⇒ Start)

Settings - filtref		×
Category: Libraries Device Operating Settings and Conditions Voltage Temperature Compilation Process Settings Early Timing Estimate Incremental Compilation EDA Tool Settings Design Entry/Synthesis Simulation Timing Analysis Formal Verification Physical Synthesis Board-Level	Board-Level         Specify options for generating output files for use with other EDA tools.         Board-level symbol         Format: <none>         Output d       <pga td="" xchange<="">         ViewDraw          Board-level signal integrity analysis          Format:       <none>         Output directory:      </none></pga></none>	

© 2007 Altera Corporation-Confidential




'in-Out	t File									
Ba.	48	GND+ : Un	used input pin.	It can also	be used to report	unused dual	l-purpose	pins.		
	49	Th	is pin should be	connected (	to GND. It may als	o be connect	ed to a			
10	50	valid signal on the board (low, high, or toggling) if that signal								
	51	is	is required for a different revision of the design.							
11. J	52	GND * : Un	used I/O pin.	This pin (	an either be left	unconnected	l or			
3	53	co	nnected to GND.	Connecting	this pin to GND w	ill improve	the			
1	54	de	vice's immunity	to noise.			Decerimt	ion costion		
*	55	RESERVED : Un	used I/O pin, wh	ich MUST be	left unconnected.		Descript	ion section		
4	56	RESERVED_INPUT	: Pin is tri-sta	ted and show	ild be connected t	o the board.				
	57	RESERVED_INPUT_WIT	H_WEAK_PULLUP	: Pin is th	i-stated with int	ernal weak p	oull-up re	esistor.		
	58	RESERVED_INPUT_WIT	H BUS HOLD	: Pin is th	i-stated with bus	-hold circui	itry.			
	59	RESERVED_OUTPUT_DR	IVEN_HIGH	: Pin is o	utput driven high.					
	60									
	61									
	62	Quartus II Version 7.1	. Build 156 04/30	/2007 SJ Fu.	ll Version					
2	63	CHIP "filtref" ASSIG	NED TO AN: EP2S1	5F484C3						
	64									
	65	Device Migration List:	"EP2S60F484I4"							
	66	Pin Name/Usage	: Locatio	n : Dir.	: I/O Standard	: Voltage	e : I/O Ba	ank : User Assignn	ment	
	67									
	68	GND	: A1	: gnd	:	:	:	:		
	69	TEMPDIODEp	: A2	:	:	:	:	:		
	70	VCCI04	: A3	: power	:	: 3.3V	: 4	:		
	71	MSEL3	: A4	:	:	:	: 4	:		
	72	GND *	: A5	:	:	:	: 4	:		
	73	GND *	: A6	I/O nam	nes & settings	:	: 4	:		
	74	GND *	: A7	li O Han	ice a counige	:	: 4	:		
	75	GND *	: A8	:	:	:	: 4	:		
	76	GND	: A9	: gnd	:	:	:	:		
	77	GND *	: A1O	:	:	:	: 9	:		
	78	VCCI04	: A11	: power	:	: 3.3V	: 4	:		
	79	VCCI03	: A12	: power	:	: 3.3V	: 3	:		
	80	GND *	: A13	:	:	:	: 3	:		
	~ 1	C1175								

#### © 2007 Altera Corporation-Confidential



#### Exercise 5 Demonstration

© 2007 Altera Corporation—Confidential Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation 182



# I/O Planning Summary

- Pin assignments can be performed in many ways, graphically & by means of text files
- The Pin Planner provides an easy-to-use graphical way or creating and managing pin assignments
- I/O Assignment Analysis helps validate a devicepin out without performing full compilations
- Pin validation can be completed during any point in design development

© 2007 Altera Corporation—Confidential



## **I/O Planning Support Resources**

#### Quartus II Handbook chapters

- "I/O Management" (Volume 2)
- "Signal Integrity Analysis with Third-Party Tools" (Volume 3)
- "Mentor Graphics PCB Design Tools Support" (Volume 2)
- "Cadence PCB Design Tools Support" (Volume 2)
- Training Courses and Demonstrations
  - Online tutorial: "FPGA to Board Design Flow Using Mentor Graphics Tools"

© 2007 Altera Corporation—Confidential



# **Quartus II Software Design Series: Foundation Timing Analysis** © 2007 Altera Corporation-Confidential

# **Timing Analysis Agenda**

- TimeQuest GUI
- Using TimeQuest
- Using TimeQuest in the Quartus II flow

Note: For more details on verifying designs for timing, please attend the course "Quartus II Software Design Series: Verification"

© 2007 Altera Corporation—Confidential



# **TimeQuest Timing Analyzer**

- New timing engine in Quartus II software
- Provides timing analysis solution for all levels of experience
- Features
  - Synopsys Design Constraints (SDC) support
    - Standardized constraint methodology
  - Easy-to-use interface
    - Constraint entry
    - Standard reporting
  - Scripting emphasis
    - Presentation focuses on using GUI



© 2007 Altera Corporation—Confidential



# **Opening TimeQuest**

- Toolbar button
- Tools menu
- Stand-alone mode
  - quartus\_staw
- Command line



© 2007 Altera Corporation—Confidential



# **TimeQuest GUI**

Menu access all TimeQuest features



© 2007 Altera Corporation—Confidential



#### **Tasks Pane**

- Provides quick access to common operations
  - Command execution
  - Report generation
- Executes most commands with default settings



© 2007 Altera Corporation—Confidential



## **Report Pane**



- **Displays list of reports** currently available for viewing
  - Reports generated by Tasks \_\_\_\_ pane
  - Reports generated using report commands

© 2007 Altera Corporation—Confidential



#### **View Pane**

# Main viewing area that displays report table contents & graphical results



© 2007 Altera Corporation—Confidential



# **Viewing Multiple Reports**

Pa	Path #100: Setup slack is 6.459								
	SLACK: 6.459 ns								
Pa	Path Summary								
	Property		Value				Click	& drag '+' sign	
1	From Node	Э	newt				to div	vide view pane	
2	To Node		taps:ir	nst xn[3]~D	UPLICATE		into m	ultiple windows	
3	Launch Cl	ock	clk_co	ons					
4	Latch Cloc	:k	clk_ca	ons				Type [Delay (ps)]	
5	Data Arriv	al Time	5.931					LC [3859] (78%)	
6	Data Requ	uired Time	12.39	D				Cell[1072](21%)	
7	Slack		6.459						
D.	ata Arriva	l Path							
٣	Total	Inor	DE	Tupe	Espout	Location	_	Element	
1		0.000	111	туре	T anout	Location		Liement	
5	0.000	0.000	D					alaurion euge time	
2	1 000	1.000	n E	iE of	1	DIN M2		clock network delay	
4	1.000	0.864	FF	CELL	52		2 N1	newtloombout	
5	5 723	3,859	FF		1		9 Y18 N30	instlyn[3]. OTEBM125~DUPUCATEIdataf	
6	5 776	0.053	FF	CELL	2	LCCOMB X3	9 Y18 N30	instyn[3] OTEBM125°DUPLICATEloada	
7	5 776	0.000	FF	IC	1	LCEE X39 Y	18 N31	inst[xn[3]**DUPUICATEIdatain	
É	10.110	0.000				2011 210021			
Da	ata Requi	red Path							
	Total	Incr	RF	Туре	Fanout	Location		Element	
1	10.000	10.000						latch edge time	
2	12.480	2.480	R					clock network delay	
3	12.390	-0.090		uTsu	1	LCFF_X39_Y	18_N31	taps:inst[xn[3]~DUPLICATE	

© 2007 Altera Corporation-Confidential



#### **Viewing Multiple Reports Example**



© 2007 Altera Corporation-Confidential



#### **Console pane**

- Allows direct entry and execution of SDC & Tcl commands
  - Displays equivalent of command executed by GUI
- Displays TimeQuest output messages
- History tab records all executed SDC & Tcl commands

Con	sole	x
34	tel>	report_timing -from_clock clk_cons -setup -npaths 100 -detail path_only -panel_name {Report Timing} 🔼
35	🗉 🛈	Info: Report Timing: Found 100 setup paths (O violated). Worst case slack is 4.062
40	) é	100 4.062
41	tel>	report_timing -from_clock clk_cons -setup -npaths 100 -detail summary -panel_name {Report Timing Sum
42	🗉 🛈	Info: Report Timing: Found 100 setup paths (O violated). Worst case slack is 4.062
47	) é	100 4.062
48	tel>	report_min_pulse_width -nworst 100 -panel_name "Minimum Pulse Width"
49	tel>	
<		
\ Ce	onsole 🗸	History /

© 2007 Altera Corporation—Confidential



### **SDC File Editor**

#### Features

- Access to GUI dialog boxes for constraint entry
- Syntax coloring
- Tooltip syntax help



© 2007 Altera Corporation—Confidential

Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation



File menu  $\Rightarrow$  New/Open SDC File

#### **SDC File Editor (cont.)**

Quartus II SDC File Editor - D:/altera/71/qdesigns/fir_filter/filtref2.sdc	
File     Edit     Constraints     Tools       Image: Constraints     Create Generated Clock     Create Generated Clock       Image: Constraints     Set Clock Latency       Set Clock Uncertainty     Set Clock Groups       Remove Clock     Remove Clock	Construct an SDC file using TimeQuest graphical file tools
Set Input Delay Set Output Delay Set False Path Set Multicycle Path	
Set Minimum Delay         Image: Constraints Tools         Image: Constr	Clock name: clk Period: 10.000 ns Waveform edges Rising: ns Falling: ns Falling: ns 0.00 5.00 10.00 Targets: [get_ports {clk}] SDC command: create_clock -period 10.000 -name clk [get_ports {clk}] OK Cancel Help

© 2007 Altera Corporation-Confidential



# **Steps to Using TimeQuest**

- 1. Generate timing netlist
- 2. Create and read SDC file (optional)

or

- 3. Constrain design (optional)
- 4. Update timing netlist
- 5. Generate timing reports
- 6. Save timing constraints (optional)



#### 1) Generate Timing Netlist

- Creates timing netlist (i.e. database) based on compilation results
  - Post-synthesis (mapping) or post-fit
  - Worst-case (slow), best-case (fast) timing models, or set operating conditions (Stratix III and Cyclone III devices only)
- To execute:

reate Timing Netlist	Netlist menu			>
Input netlist Post-fit Post-map Tol command: create_ti	Delay model Slow corner Speed grade: Fast corner Zero IC delays ming_netlist -model slow		Netlist Setup Create Timing Netlist Head SDC File Update Timing Netlist Head SDC File Update Timing Netlist Reports Reports Report Setup Summary Report Setup Summary Report Hold Summary Report Hold Summary Report Recovery Summary	
	OK Cancel Tcl equiv	valent of comm	and	

© 2007 Altera Corporation—Confidential



# 2) Create & Read SDC File (Optional)

- Create SDC file using SDC file editor
- Read in constraints & exceptions from SDC file
  - Skip if no SDC file
- Execution
  - Read SDC File (Tasks pane or Constraints menu)
- File Precedence (if no filename specified)
  - Files specifically added to Quartus II project
  - <current\_revision>.sdc (if it exists)

#### Tcl: read\_sdc [<filename>]



© 2007 Altera Corporation—Confidential



# 3) Constrain Design (Optional)

#### Add new constraints directly

- Not added to SDC file
- Use GUI or Console pane
- Not needed if all constraints in SDC file

#### Examples

- create\_clock
- create\_generated\_clock
- set\_input\_delay
- set\_output\_delay

© 2007 Altera Corporation—Confidential



#### **Using GUI to Enter Constraints**



- Most common constraints can be accessed from the Constraints menu
- Use if unfamiliar with SDC syntax

© 2007 Altera Corporation-Confidential



# Constraining

- User MUST enter constraints to <u>fully</u> analyze design
  - TimeQuest only performs slack analysis on constrained design paths
  - Recommendation: Constrain all paths (clocks & I/O)
- May create and read SDC file (Step 2), enter constraints directly in TimeQuest (Step 3) or both

© 2007 Altera Corporation—Confidential Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation 203



# 4) Update Timing Netlist

- Applies SDC constraints/exceptions to current timing netlist
- Generates warnings
  - Undefined clocks
  - Partially defined I/O delays
  - Combinatorial loops
- Update timing netlist after adding any new constraint
- Execution
  - Update Timing Netlist (Tasks pane or Netlist menu)

Tcl: update\_timing\_netlist

© 2007 Altera Corporation—Confidential Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation 204



# 5) Generate Timing Reports

- Verify timing requirements and locate violations
- Check for fully constrained design or ignored timing constraints
- Two Methods
  - Tasks pane
    - Automatically creates/updates netlist & reads default SDC file if needed
  - Reports menu
    - Must have valid netlist to access
    - Tasks pane or Reports menu



© 2007 Altera Corporation—Confidential

#### **"Out of Date" Reports**

- Adding new constraints causes current reports to be "out of date"
- Update timing netlist & regenerate reports (report right-click menu)



© 2007 Altera Corporation—Confidential



## **Reset Design Command**

- Located in Tasks pane
- Flushes <u>all</u> timing constraints from current timing netlist
  - Functional Tcl equivalent: delete\_timing\_netlist command followed by create\_timing\_netlist
- Uses
  - "Re-starting" timing analysis on same timing netlist applying different constraints or SDC file
  - Starting analysis over if results seem to be unexpected

© 2007 Altera Corporation—Confidential



#### 6) Save Timing Constraints (Optional)

•	)uart	us II 1	l'imeQu	est Timing	Analyze	r - D:/	altera	/71
File	Edit	View	Netlist	Constraints	Reports	Script	Tools	W
	asks	Time SDC Cloc Sum Sum	Quest Tii File List anced I/C ks Summ mary (Set mary (Hol Mary (Hol Report F Report F Report Report A Report A	Create Clo Create Ge Set Clock Set Clock Set Clock Remove C Set Input Set Input Set Outpu Set False Set Multic Set Maxim Set Minim Generate Read SDC Write SDC Reset Des	ock enerated C Latency Uncertaint Groups Ilock Delay Jock Delay It Delay ycle Path ycle Path ycle Path ycle Path SDC File fi File File	lock y    rom QSF		×
<		vrite \$	Create & SDC File	All Clock Histor	grams			
	► F	ieser L Set Ope	resign erating Co	nditions				*

#### write\_sdc command

- Saves all constraints & exceptions applied to current netlist into SDC file
- Use if constraints added during TimeQuest session outside of input SDC file

Notes

- SDC files generated by TimeQuest only if requested
- Converts Altera-specific SDC commands into standard SDC
- Run report\_sdc command to see what will get written to SDC file

© 2007 Altera Corporation—Confidential



#### **Steps to Using TimeQuest (Review)**

- 1. Generate timing netlist
- 2. Read SDC file (optional)

or

- 3. Constrain design (optional)
- 4. Update timing netlist
- 5. Generate timing reports
- 6. Save timing constraints (optional)



#### **Using TimeQuest in Quartus II Flow**



© 2007 Altera Corporation—Confidential



# **Specifying Timing Requirements**

- Follow TimeQuest steps
- Use -post\_map argument for synthesis (mapping) only netlist
  Create Timing Netlist
  - If the design is already
     fully compiled, then choose
     -post\_fit (default)



 Enter constraints via Constraints menu or Console pane

© 2007 Altera Corporation—Confidential



# **SDC Netlist Terminology**

Term	Definition
Cell	Device building blocks (e.g. look-up tables, registers, embedded multipliers, memory blocks, I/O elements, PLLs, etc.)
Pin	Input or outputs of cells
Net	Connections between pins
Port	Top-level inputs and outputs (e.g. device pins)

© 2007 Altera Corporation—Confidential



## **SDC Netlist Example**



© 2007 Altera Corporation-Confidential



#### Collections

Searches and returns from the design netlist with a list of names meeting criteria

#### Used in SDC commands

 Some collections searched automatically during commands usage and may not need to be specified

#### Examples

- get ports
- get\_pins
- get\_clocks
- all\_clocks
- all\_registers
- all\_inputs
- all\_outputs

See "TimeQuest Timing Analyzer" chapter of the Quartus II Software Handbook for a complete list & description of each

© 2007 Altera Corporation—Confidential



# **Create Clock**

🚯 Quartus II TimeQu	est Timing	Analyze	r - D: <i>l</i> a	alte	
File Edit View Netlist	Constraints	Reports	Script	Тос	
Report     TimeQuest Tit	Create Clock				
	Set Clock Set Clock Set Clock Set Clock Remove C	Inerated C Latency Uncertaint Groups Iock	юск У		
	Set Input Delay Set Output Delay				
	Set False Set Multic Set Maxim Set Minim	Path ycle Path um Delay. um Delay	 		
Create 9	Generate Read SDC Write SDC	SDC File fr File File	rom QSF		
Report 4	Reset Des	ign «			

Important Note: Unlike the Classic Timing Analyzer, all design clocks are related by default. This means TimeQuest will analyzer paths between clock domains whether you have specifically related them or not. **Create Clock fields:** 

- Clock Name Assign name to clock setting; defaults to target node name
- Period Clock period in nanoseconds
- Waveform edges Use for non-50% duty cycle clocks
- Targets Port or pin to which clock setting is being applied

Clock name:	clk			
Period:	10.000	ns		
-Waveform edges-				
Rising:	0 n	s		
Falling:	6 n	s 0.00	6.00	10.00
Targets:	[get_ports {clk}]			
SDC command:	create_clock -period 10.000	) -name clk -waveform	{0 6} [get_ports {clk}]	
		OK	Cancel	Help

SDC: create\_clock

© 2007 Altera Corporation—Confidential



# **Name Finder**

	Name Finder Collection: get_ports  Filter: * Options Case-insensitive	opens Name Finder allowing you to search netlist for node names (similar to Quartus II Node Finder)
Select collection to search	Hierarchical         Compatibility mode         List         22 matches found       >         clk       >>         clk       >>         clk       >>         d(0)       d(1)         d(1)          d(2)       d(3)         d(4)          d(5)       d(6)         d(7)          follow          newt          reset       yn_out[0]         SDC command:       [get_ports {clk d[0] d[1] d[2] d[3] d[4] d[5] d[6] d[7]}]         OK	Cancel Help

© 2007 Altera Corporation-Confidential

Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation 216



Clicking on Pro
#### **Generated Clocks**

- Generated clocks are clock signals derived from a previously created clock
  - E.g. clock dividers, ripple clocks, PLLs
  - Must be defined by a constraint

- **Create Generated Clock fields:**
- Clock Name Assign name to clock setting
- Relationship to source Specify how generated clock is related to base clock. The <u>Based on</u> <u>waveform</u> section allows for more complexity in the relationship to the base clock (not discussed)
- Targets Port or pin to which clock setting is being applied

SDC: create\_generated\_clock

File Edit View	Netlist Constraints Reports Script Tool:
Report	Create Clock
	Set Clock Latency
Create Constate	d Clock
	U CIUCK
Clock name:	clkx2
Source:	[get_pins {inst1 altpll_component pll inclk[0]}]
Deletienskie te se	
Relationship to so     Based on per	iod
Divide by:	Phase:
Multiply by:	2 Offset:
Duty cycle:	
C Based on wa	, veform
C Dased on wa	
Edge list:	
Edge shift list	ns ns ns
Invert wavefo	Im
Targets:	[get_pins {inst1 altpll_component pll clk[0]}]
SDC command:	create generated clock -name clkx2 -source [get pins {inst1 altpl compor

© 2007 Altera Corporation-Confidential



#### I/O Constraining

Specify system-level timing constraints

### Settings

- Input maximum delay
- Input minimum delay
- Output maximum delay
- Output minimum delay



#### **Input Maximum/Minimum Delay**

Maximum/minimum delay from external device to Altera I/O

- Represents external device max & min t<sub>co</sub> + PCB delay PCB clock skew
- Constrains registered input path (t<sub>su</sub>/t<sub>h</sub>)



© 2007 Altera Corporation—Confidential

#### **Output Maximum/Minimum Delay**

Maximum/minimum delay from Altera I/O to external device

- Represents external device  $t_{su}/t_h$  + PCB delay PCB clock skew
- Constrains registered output path (max & min t<sub>co</sub>)



© 2007 Altera Corporation—Confidential



# Set Input/Output Delay



#### Set Input/Output Delay fields:

- Clock Name Specify source clock
- Input delay options Choose max or min constraint. Rise/Fall indicate if the constraint applies particularly to a rising or falling edge transition (advanced).
- Delay value Total off chip delay
- Add delay Must use if applying multiple sets of input/output delays to the same port (e.g. input ports feeding multiple internal registers)
- Targets Port to which setting is being applied

SDC: set\_input\_delay SDC: set\_output\_delay

Set Input Delay	y	×
<u>C</u> lock name:	clk	•
Input delay optic	ons	
<ul> <li>Minimum</li> <li>Maximum</li> <li>Both</li> </ul>	<ul> <li>C Rise</li> <li>C Fall</li> <li>● Both</li> </ul>	
Delay value:	2 ns 🗌 Add delay	
Targets:	[get_ports {d[0] d[1] d[2] d[3] d[4] d[5] d[6] d[7]}]	
<u>S</u> DC command:	set_input_delay -clock clk -min 2 [get_ports {d[0] d[1] d[2] d[3]	d[4] d[5 elp

#### © 2007 Altera Corporation-Confidential



#### **Useful Reports for Design Constraining**

- Report Clocks
  - Use to ensure all clocks have been defined correctly
- Report Unconstrained Paths
  - Use to determine if any constraints are missing
- Report SDC
  - Use to review what constraints have currently been applied to the netlist
- Check Timing
  - Use to check issues with design or applied constraints

#### Report Clock Transfers

- Use to determines nets crossing clock domains
- Remember, by default, all clock domains are related and analyzed with respect to one another
  - Paths between domains might need to be set as false paths
- Report Ignored Constraints
  - Use to determine if any constraints being ignored

© 2007 Altera Corporation—Confidential



#### **Using TimeQuest in Quartus II Flow**



© 2007 Altera Corporation-Confidential



#### **Enabling TimeQuest in Quartus II**

- Tells Quartus II to use SDC constraints during fitting
- File order precedence
  - 1. Any SDC files added to Quartus II project (in order)
  - 2. <*current\_revision*>.SDC



#### **Enabling TimeQuest in Quartus II Software**

iettings - filtref	
Category:	
General	Timing Analysis Settings
Files	
Libraries	Specify whether to use the TimeQuest Timing Analyzer or the Classic Timing Analyzer as the default Visiting analysis tool. The TimeQuest analyzer arguing a Constant Parian Constant Static (CDC).
- Device	timing analysis tool. The TimeQuest analyzer requires a Synopsys Design Constraints File (SDC) containing timing constraints or exceptions.
⊕ Operating Settings and Conditions	containing unning constraints or exceptions.
Compilation Process Settings	
Ē EDA Tool Settings	Timing analysis processing
🗄 Analysis & Synthesis Settings	Use TimeQuest Timing Analyzer during compilation
	C. Use Classic Timing Analyzer during compilation
Timing Analysis Settings	Service classic hinning Analyzer during complication
<ul> <li>TimeQuest Timing Analyzer</li> </ul>	

Notes:

- Arria GX only supports
   Timequest.
- TimeQuest is enabled by default for new Stratix III and Cyclone III designs.

© 2007 Altera Corporation-Confidential



#### **Adding SDC File to Quartus II Project**

 Add SDC files to TimeQuest Timing Analyzer page of Settings dialog box

Settings - filtref		Click Add to add SDC to list
General Files Libraries Device ■ Operating Settings and Conditions ■ Compilation Process Settings ■ EDA Tool Settings ■ Analysis & Synthesis Settings ■ Fitter Settings ■ Timing Analysis Settings ■ TimeQuest Timing Analyzer ■ Classic Timing Analyzer Settings Assembler Device	TimeQuest Timing Analyzer         Specify TimeQuest Timing Analyzer options.         SDC files to include in the project         SDC filename:          File name       Type         filtref.sdc       Synopsys Desi         top_solution.sdc       Synopsys Desi         Down	
	Enable Advanced I/O Timing Enable multicorner timing analysis Analyze fast and slow corners at the same time	

© 2007 Altera Corporation—Confidential



#### **Quartus Settings File (QSF)**

- SDC constraints are not stored in QSF
- TimeQuest uses script to convert QSF timing assignments to SDC
  - Constraints menu
  - Done automatically if no SDC file exists when first opening TimeQuest

Quartus	s II
♪	No SDC files were found in the Quartus Settings File and filtref.sdc doesn't exist. Would you like to generate an SDC file from the Quartus Settings File?
	Yes No

- See Quartus II Handbook Chapter, "Switching to the TimeQuest Timing Analyzer" for details
  - Differences between Classic Timing Analyzer and TimeQuest
  - Details on conversion utility



#### **Timing Driven Compilation (TDC)**

- Directs fitter to place & route logic to meet timing assignments
  - Optimize timing (on by default)
    - Placing nodes in critical paths closer together
    - Located in "more settings" box
  - Optimize fast-corner timing
    - Optimizing for fast process (minimum timing models)
    - Can add up to 10% to compile time

Assig	$g_{nments} \Rightarrow Settings \Rightarrow Fitter Settings$
Category:	
General	Fitter Settings
Files Libraries	Specify options for fitting.
- Device	
⊕ Operating Settings and Conditions	Timing-driven compilation
	✓ Optimize hold timing: I/O Paths and Minimum TPD Paths
<ul> <li>Analysis &amp; Synthesis Settings</li> <li>Fitter Settings</li> </ul>	Dptimize fast-corner timing

© 2007 Altera Corporation—Confidential



# **Optimize Hold Timing**

- Timing-driven compilation-	
Dptimize hold timing:	1/0 Paths and Minimum TPD Paths
Dptimize fast- <u>c</u> orner tin	1/O Paths and Minimum TPD Paths
	All pains

- Modifies place & route to meet hold or minimum timing requirements
  - May add additional routing in path
- Settings
  - Any I/O & minimum t<sub>pd</sub> paths (default)
  - All paths (I/O & internal)





© 2007 Altera Corporation—Confidential



#### **Using TimeQuest in Quartus II Flow**



© 2007 Altera Corporation-Confidential



#### **Verifying Timing Requirements**

- View TimeQuest summary information directly in Quartus II Compilation Report
- Open TimeQuest for more thorough analysis
  - Follow TimeQuest flow
  - Run TimeQuest easy-to-use reporting capabilities (Tasks pane)
  - Place Tcl reporting commands into script file
    - Easy repetition

© 2007 Altera Corporation—Confidential



#### **TimeQuest Summary Reports**

🗣 Quartus II - D:/altera/71/qdes	igr	s/fir_filte	r/fir_f	ilter - filtr	ef - [Compilation Repo	rt - Setup Summary] 📃	
File Edit View Tools Window							
🞒 🔄 Compilation Report	Se	tup Summ	ary	- 			
🚽 🖨 Legal Notice	Γ	Clock	Slack	End Point			
Flow Summary	L		DIGCK	TNS			
Flow Settings		clk_cons	-2.230	-17.684			
	2	clkx2_cons	3.595	0.000			
🕀 🚑 🧰 Analysis & Synthesis							-1/6
🕀 🚑 🦲 Fitter							
🗄 🚭 🧰 Assembler							
🖻 🚑 🔄 TimeQuest Timing Analyzer							/
Summary							
SDC File List					_		
						SDC files used	during fitting
						· Clocko gonorot	ad ing inting
						• Clocks generate	÷a
Recovery Summary						<ul> <li>Timing violation</li> </ul>	IS
- 🗃 🎛 Removal Summary						<ul> <li>Unconstrained</li> </ul>	paths
- 🚑 🌐 Minimum Pulse Width							
E 😂 Clock Transfers							
Setup Transfers							
A Messages							
<u> </u>							
< >							

© 2007 Altera Corporation-Confidential



#### **Generating Detailed Reports**



© 2007 Altera Corporation—Confidential



#### **3rd-Party Timing Analysis Tool Support**

#### Synopsys

- PrimeTime
- Mentor Graphics
  - TAU



#### Exercise 6 Demonstration



#### **Summary**

# TimeQuest provides an easy-to-use tool to verify timing

- Entering timing constraints
- Run various timing reports



#### **TimeQuest Support Resources**

#### Quartus II Handbook Chapters

- "The TimeQuest Timing Analyzer" (Volume 3)
- "Switching to the TimeQuest Timing Analyzer" (Volume 3)

#### Training & Demonstrations

 "Validating Performance with the TimeQuest Static Timing Analyzer" (online recording)



# **Quartus II Software Design Series: Foundation EDA** Simulation © 2007 Altera Corporation-Confidential

#### Simulation

#### 3rd-party EDA tool simulation

- RTL (functional)
- Post-synthesis (functional)
  - Optional
- Gate-level (timing)

#### Quartus II simulation covered in Appendix



#### **3rd-Party Simulation Support**

- Mentor Graphics
  - ModelSim
- Cadence
  - NCSim

- Synopsys – VCS/MX
- Aldec
  - Active-HDL

#### All support NativeLink tool flow

© 2007 Altera Corporation—Confidential



# **RTL Simulation Files (VHDL)**

#### Design files

#### RTL (functional) models

- LPM megafunction models
  - 220model.vhd & 220\_pack.vhd
  - Compile into lpm library
- Altera-specific megafunction models
  - altera\_mf.vhd & altera\_mf\_components.vhd
  - Compile into altera\_mf library
- Altera primitive models (LCELL, OPNDRN, etc.)
  - altera\_primitives.vhd & altera\_primitives\_components.vhd
  - Compile into altera library

#### HEX files

- Memory initialization

© 2007 Altera Corporation—Confidential

- All model files located in "eda\sim\_lib" directory in Quartus II installation path
- Pre-compiled in ModelSim-Altera



# **RTL Simulation Files (Verilog)**

Design Files

#### RTL (functional) Models

- LPM megafunction models
  - 220model.v
  - Compile into Ipm library
- Altera-specific megafunction models
  - altera\_mf.v
  - Compile into altera\_mf library
- Altera primitive models (LCELL, OPNDRN, etc.)
  - altera\_primitives.v
  - Compile into altera library
- HEX files
  - Memory initialization

- All model files located in "eda\sim lib" directory in
- Quartus II installation path
- Pre-compiled in ModelSim-Altera

© 2007 Altera Corporation—Confidential



#### **Megafunction Exceptions**

- RTL simulation requires using device-specific simulation models (similar to gate-level)
  - altclkbuf
  - alkclkctrl
  - DDR megafunctions (not IP)
  - MAX II UFM megafunctions
  - altmemmult
  - altremote\_update
- Stratix II GX and Stratix GX designs require additional libraries for RTL simulation
  - See Quartus II Handbook, Volume 3, Section 1: "Simulation"

© 2007 Altera Corporation—Confidential



#### **MegaWizard Simulation Libraries**

MegaWizard Plug-In Manager - RAM: 2-PORT	[page 11 of 12] EDA 🛛 🛛
RAM: 2-PORT Version 7.1	<u>About</u> <u>D</u> ocumentation
1 Parameter 2 EDA 3 Summary Settings	
my_ram data[70] wraddress[40] rdaddress[40] clock Block Type: AUTO	Simulation Libraries To properly simulate the generated design files, the following simulation model file(s) are needed File Description altera_mf Altera megafunction simulation library
	EDA page of MegaWizard specifies which model libraries are needed for simulation
Resource Usage	Synthesis Some third-party synthesis tools may benefit from reading the details of this megafunction. Using this netlist, the synthesis tool is able to estimate timing and resource usage for the megafunction Generate a netlist for synthesis area and timing estimation
256 ram_bits (AUTO)	Cancel < <u>B</u> ack <u>N</u> ext > <u>E</u> inish

© 2007 Altera Corporation-Confidential



#### **Post-Processing Simulations**

#### Two types

- Post-synthesis
- Gate-level (timing)
- Quartus II software must generate output simulation netlist files for specific simulator
  - EDA Netlist Writer



#### **Specify Simulator**

Settings - filtref

#### Select Simulation under EDA Tools Settings (Assignments menu)

Category:		
General	Simulation	
- Files		
- Libraries	Specify options for generating output files for use with other EDA tools.	
- Device		
⊕ Operating Settings and Conditions	Tool name: (None)	
E Compilation Process Settings		
EDA Tool Settings	Active-HDL	
Design Entry/Synthesis	ModelSim	
Simulation	EDA Netlis ModelSim-Altera	
<ul> <li>Timing Analysis</li> </ul>	Format for VCS	
Formal Verification	VCS MX	
- Physical Synthesis	Output dir Custom	
Board-Level		Coloct cimulation
	Map liegal HUL characters I Enable gitch ritering	Select simulation
Fitter Settings	Options for Power Estimation	tool
Physical Synthesis Optimizations	Generate Value Change Dump (VCD) file script Script Settings	1001
Iming Analysis Settings		
TimeQuest Timing Analyzer	Design instance name: i1	
Assembler	More Settings	
SignalTap II Legia Apaluzor		
Logio Appluzer Interface	- Nativel ink settings-	
Simulator Settings	© None	
Simulation Verification	C Court both make	
Simulation Output Files		
PowerPlay Power Analyzer Settings	Use script to set up simulation:	
Towen lay tower Analyzer Settings		
	Reset	
1		
	h.	

#### © 2007 Altera Corporation-Confidential



#### **Generating 3rd-Party Netlists**

- Full compilation
- Execute process individually
  - Processing menu  $\Rightarrow$  Start  $\Rightarrow$  Start EDA Netlist Writer
  - Generates files without full compilation
- Scripting



© 2007 Altera Corporation—Confidential



# **Specifying Simulation Options**

Settings - filtref			
Category:			
Category: General Files Libraries Device Operating Settings and Conditions Compilation Process Settings Design Entry/Synthesis Simulation Timing Analysis Formal Verification Physical Synthesis Board-Level Design Entry Synthesis Board-Level Classic Timing Analyzer Settings Assembler Design Assistant	Simulation Specify options for generating output files for use wit Tool name: ModelSim-Altera Run gate-level simulation automatically after con EDA Netlist Writer options Format for output netlist: Verilog Output directory: simulation/modelsim Map illegal HDL characters Options for Power Estimation Generate Value Change Dump (VCD) file so Design instance name: i1 More Settings	Ith other EDA tools.	lirectory
Logic Analyzer Interface     Simulator Settings     Simulation Verification     Simulation Output Files     PowerPlay Power Analyzer Settings	NativeLink settings   None  Compile test bench:  Use script to set up simulation:	Generate V power ana	CD for alysis
	C Script to compile test bench:		1
Native settir	Link Igs	Reset OK Cancel	
ration—Confider (discusse	d later)		

#### **Gate-Level Simulation Files (VHDL)**

 All model files located in "eda\sim\_lib" directory in Quartus II installation path
 Pre-compiled in ModelSim-Altera

#### Use Quartus II-generated files

- VHDL output file (.VHO)
- Standard delay format output file (.SDO)
- Located in "simulation\<simulator\_tool>" subdirectory of project (default)

#### Device-specific simulation models

- Use <device\_name>\_atoms.vhd & <device\_name>\_atoms\_components.vhd
- Compile into <device\_name> library
- HEX files for memory initialization

© 2007 Altera Corporation—Confidential



#### **Gate-Level Simulation Files (Verilog)**

 All model files located in "eda\sim\_lib" directory in Quartus II installation path
 Pre-compiled in ModelSim-Altera

#### Use Quartus II-generated files

- Verilog output file (.VO)
- Standard delay format output file (.SDO)
- Located in "simulation\<simulator\_tool>" subdirectory of project (default)

#### Device-specific simulation models

- <device\_name>\_atoms.vo
- Compile into <device\_name> library
- HEX files for memory initialization

© 2007 Altera Corporation—Confidential



#### **Device Library Names**

- Use these library names for compiling device-specific simulation models
  - arriagx
  - arriagx\_hssi
  - stratixiii
  - stratixii
  - stratixiigx
  - stratixiigx\_hssi
  - stratix
  - stratixgx
  - stratixgx\_gxb
  - cycloneiii
  - cycloneii
  - cyclone
  - maxii

© 2007 Altera Corporation—Confidential

Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation

For older device families, see Quartus II Handbook, Volume 3, Section 1: "Simulation"



#### **Post-Synthesis Simulation**

- Enable functional simulation netlist
  - No SDO is generated
- Synthesize design
- Run EDA Netlist Writer
- Use gate-level (device-specific) simulations models


#### **Enabling Functional Simulation Netlist**

		More EDA Tools Simulation Settin	gs		X
Settings - filtref		Specify the settings for the EDA third part	y simulation options in your	project.	
General General Files Libraries Device Operating Settings and Conditions Compilation Process Settings EDA Tool Settings Design Entry/Synthesis Simulation Timing Analysis Formal Verification Physical Synthesis Settings Soard-Level Analysis & Synthesis Optimizations Fitter Settings Physical Synthesis Optimizations Fitter Settings Physical Synthesis Optimizations Fitter Settings Physical Synthesis Optimizations Fitter Settings Classic Timing Analyzer Classic Timing Analyzer Signal Tap II Logic Analyzer Click on "More Settings	imulation Specify options for generating Tool name: ModelSim-Alter Run gate-level simulation EDA Netlist Writer options Format for output netlist: Output directory: simulat Options for Power Estima Options for Power Estima Design instance nam More Settings	Option Name: Generate netlist for functi Setting: On Description: Generate Verilog or VHDL netlist for fu The SDF Timing file (.sdo) is not genera available for the VCS MX simulation to Existing option settings: Name: Architecture name in VHDL output ne Bring out device-wide set/reset signal Disable setup and hold time violations Do not write top level VHDL entity Flatten bases into individual modes Generate netlist for functional simulati Maintain hierarchy Truncate long hierarchy paths	ional simulation only inctional simulation with ED rated for the project. This o ol. Setting: Structure Off Off Off Off Off Off	A simulation tools.	Reset Reset All
button in Simulation c	ategory			ОК	Cancel

© 2007 Altera Corporation-Confidential



# **Additional Simulation Libary**

### sgate library

- Needed for functional simulation of IP
- Needed for any GX device simulation
- VHDL
  - sgate.vhd & sgate\_pack.vhd
- Verilog
  - sgate.v



### **Using NativeLink for Simulation**

- Specify path to simulation tool
- Enable NativeLink settings



# **Specify Path to Simulator**

#### **Tools** $\Rightarrow$ **Options** $\Rightarrow$ **EDA Tool Options**

#### Options

#### Category:



F N 4	T 1	0-1
		1111111111
LUA	1001	<b>UDUUIS</b>

EDA Tool	Location of executable	
LeonardoSpectrum Precision Synthesis Synplify Synplify Pro	< double-click to change path > < double-click to change path > < double-click to change path > C:\Program Files\Synplicity\fpga_862\bin	
Active-HDL ModelSim ModelSim-Altera NCSim	< double-click to change path > < double-click to change path > < double-click to change path > < double-click to change path >	

Double-click to specify path to simulation tool executable

© 2007 Altera Corporation—Confidential



# **Enable NativeLink Settings**

NativeLink settings None	
C Compile test bench:	Test Benches
Use script to set up simulation:	
Script to compile test bench:	

None

NativeLink compiles simulation models & design files

#### Compile test bench

- NativeLink compiles all files (including test bench) and starts simulation
- Use script to compile test bench
  - NativeLink compiles simulation models & design files
  - User specifies script to compile test bench and start simulator

© 2007 Altera Corporation—Confidential



# **Setting Up Test Benches**

	New Test Bench Settings
Test Benches	Create new test bench settings.
Specify settings for each test bench.         Existing test bench settings:         Name       Top level module       Design Instance       Run for       Test bench file(s)         testbench1       pipemult_tb       pipemult_u1       2us       pipemult_tb.vhd         testbench2       pipemult_tb       pipemult_u1       1us       pipemult_tb_new.vhd         Create test bench         Settings for each test         bench to be simulated	Test bench name:       testbench1         Top level module in test bench:       pipemult_tb         Design instance name in test bench:       pipemult_u1         Simulation period       Run simulation until all vector stimuli are used         Image:       Image:         Image:       Image:
ОК	
	OK Cancel

© 2007 Altera Corporation—Confidential



# **Running NativeLink Simulation**



© 2007 Altera Corporation—Confidential



### **Simulation Summary**

Simulating with 3<sup>rd</sup>-party EDA tools



### **Simulation Support Resources**

#### Quartus II Handbook chapters (Volume 3)

- "Mentor Graphics ModelSim Support"
- "Synopsys VCS Support"
- "Cadence NC-Sim Support"
- "Simulating Altera IP in Third-Party Simulator Tools"



# **Quartus II Software Design Series: Foundation** Programming/Configuration

© 2007 Altera Corporation—Confidential

# **Programming/Configuration**

- Setting device options
- Assembler module
- Programmer & chain description file
  - Programming directly with the Quartus II Programmer
- File conversion
  - Creating multi-device programming files



## **Setting Device Options**

• Assignments  $\Rightarrow$  Device  $\Rightarrow$  Device & Pin Options

Settings - filtref		
Category:		
General	Device	Device entiene control
<ul> <li>Files</li> <li>Libraries</li> <li>Device</li> <li>Operating Settings and Conditions</li> </ul>	Select the family and device you want to target for compilation	configuration & initialization of device
<ul> <li></li></ul>	Device and Pin Options	Package: Any 💌 Pin count: Any 💌
<ul> <li>Simulation</li> <li>Timing Analysis</li> <li>Formal Verification</li> <li>Physical Synthesis</li> <li>Board-Level</li> </ul>	Target device C Auto device selected by the Fitter Specific device selected in 'Available devices' list C Other: n/a	Speed grade: Any  Show advanced devices HardCopy compatible only

© 2007 Altera Corporation—Confidential



### **General Tab**

#### **Device and Pin Options** Pin Placement Error Detection CRC Capacitive Loading Board Trace Model General Configuration Programming Files Unused Pins Dual-Purpose Pins Voltage Specify general device options. These options are not dependent on the configuration scheme. Options: Auto-restart configuration after error Release clears before tri-states Enable user-supplied start-up clock (CLKUSR) Enable device-wide reset (DEV\_CLRn) Enable device-wide output enable (DEV\_OE) Enable INIT\_DONE output Auto usercode FFFFFFFF JTAG user code (32-bit hexadecimal): Description: Directs the device to restart the configuration process automatically if a data error is encountered. If this option is turned off, you must externally direct the device to restart the configuration process if an error occurs. Reset ΟK Cancel

- Device options not dependent on configuration scheme (off by default)
  - Enable device-wide clear
  - Enable device-wide output enable
  - Enable initialization done output pin

© 2007 Altera Corporation-Confidential



# **Other Device & Pin Option Tabs**

Device ar	nd Pin	Optio	ns				
Pin Plac	ement	Erro	Detection CRC	Capacitive Loa	iding	Board Trac	e Model
General	Configuration		Programming Files	Unused Pins	Dual-	Purpose Pins	Voltage

- Configuration
  - Generates correct configuration & programming files every compilation
  - Enables special features of configuration devices
    - Enable programming file compression
    - Set configuration clock frequency
- Programming Files
  - Output files always created
    - POF (programming object file)
    - SOF (SRAM object file)
  - Other selectable output files
    - Jam (jedec stapl)
    - JBC (JAM byte-code)
    - RBF (raw binary file)
    - HEXOUT (intel hex format)

- Unused pins
  - Indicates state of all unused I/O pins after configuration is complete
- Dual-purpose pins
  - Selects usage of dual-purpose pins after configuration is complete
- Error detection CRC
  - Enables internal CRC circuitry & frequency
- Capacitive Loading
  - Sets default capacitive loading for each I/O standard
- Board Trace Model
  - Sets default board trace model characteristics for each I/O standard (Stratix II & III devices only)



<sup>© 2007</sup> Altera Corporation—Confidential

### **Quartus II Assembler Module**

#### Generates all configuration/programming files

- As selected in device & pin options dialog box
- Ways to run assembler
  - Full compilation
  - Execute assembler individually
    - Processing menu  $\Rightarrow$  Start  $\Rightarrow$  Start Assembler
    - Generates files without full compilation
      - Switching configuration devices
      - Enabling/disabling configuration device feature
  - Scripting

© 2007 Altera Corporation—Confidential



# **Open Programmer**

#### Tools





- Enables device programming
  - USB-Blaster<sup>™</sup> cable
  - ByteBlaster<sup>™</sup> II or ByteBlasterMV<sup>™</sup> cables
  - Masterblaster<sup>™</sup> cable
  - APU (Altera programming unit)
- Opens chain description file (.CDF)
  - Stores device programming chain information

© 2007 Altera Corporation—Confidential



#### **CDF** File

Lists devices & files for programming or configuration
Programs/configures in top-to-bottom order

🖺 Quartus II - C:	/altera/70/qdesigns/	fir_filter/fir_filter	- filtref - [fil	ltref.cdf*]								
File Edit Processin	ig Tools Window											
🚖 Hardware Setup	No Hardware				Mode: JTAG		·	<ul> <li>Progres</li> </ul>	s:	0%		
Enable real-time ISP to allow background programming (for MAX II devices)												
🏴 Start	File	Device	Checksum	Usercode	Program/ Configure	Verify	Blank- Check	Examine	Security Bit	Erase	ISP CLAMP	
Auto Detect	filtref.sof ☐ filtref.pof └─Page_0 ///61/qdesigns ///61/qdesigns	EP1C6F256 EPCS4 EPC16 EP2S60F672C5ES	000A1428 075B6DC1 1C661491 00A99868	FFFFFFF 000000000 FFFFFFFF FFFFFFFF								
Add File												
Add Device	W C a	hen adding levice for t utomatical	g files, i hat file lly chos	the is en								

#### © 2007 Altera Corporation—Confidential



# **Example CDF Files**

			lovioo	ahain												
🖺 Quartus II - C	:/altera/70/q	Single C	levice	chain												
File Edit Processi	ng Tools Window															
🔔 Hardware Setu	p USB-Blaster [USB-0]			Mode	JTAG	•	Progress: 0	%								
Enable real-time	ISP to allow background progra	mming (for MAX II device	es)													
🏓 Start	File	Device	Checksum	Usercode F	Program/ Configure	Verify Blank- E	xamine Security Eras									
∎‰ Stop	filtref.sof	EP1C6F256	000A0A84	FFFFFFF												
Auto Detect																
X Delete																
C Add File															1	
Net Change File														1		
De change rite																
Save File										M		dav	ioo d	hai	5	
Add Device				💾 Quartu	s II - C:/	altera/70/qdesig	ns/fir_filter/fir_filte	er - filtref - [1	filtr	wuitip	ne o	aev	ice d	cnai	n	
1º Up				File Edit F	Processing	Tools Window				-						
Down				🔔 Hardwa	are Setup	No Hardware				Mode: JTAG			<ul> <li>Progres</li> </ul>	:8:	0%	
				🔲 Enable re	eal-time ISI	<sup>D</sup> to allow background	programming (for MAX II (	devices)								
				🔊 Start		File	Device	Checksum	Usercode	Program/ Configure	Verify	Blank- Check	Examine	Security Bit	Erase	ISP CLAMP
				🖬 Stop		filtref.sof	EP1C6F256 EPCS4	000A1428 07586D.C1	FFFFFFF							
				🔐 Auto De	etect	<sup>L</sup> .Page_0										
				× Delete		///61/qdesigr ///61/qdesigr	ns EPC16 ns EP2S60F672C5ES	1 C661 491 00A99868	FFFFFFFF							
				🚵 Add File	=] s											
				🎬 Change	e File											
				💾 Save Fi	ile											
				😂 Add De	evice											
				1 Up												
				🔎 Down												
															_	

© 2007 Altera Corporation-Confidential



### **Programmer Toolbar**

- Start programming
- Auto detect devices in JTAG chain
- Add/remove/change devices in chain
- Add/remove/changes files in chain
- Change order of files in chain
- Setup programming hardware





#### **Setting Up Programming Hardware**



© 2007 Altera Corporation—Confidential



# **Chain Programming Modes**

💾 Quartus II - C:/a	altera/70/qdesigns/fir_1	filter/fir_filter - fil	tref - [filtref.	cdf]	
File Edit Processing	Tools Window				
🌲 Hardware Setup	USB-Blaster [USB-0]				Mode: JTAG
Enable real-time ISP	, to allow background program	ming (for MAX II devices	)		JTAG In-Socket Programming Passive Serial
🏴 Start 🛛 🖡	File	Device	Checksum	Usercode	Pr Active Serial Programming Conrigure Lneck

JTAG

- JTAG chain consisting of Altera & non-Altera devices

#### Passive serial

- Altera FPGAs only
- Active serial
  - Altera serial configuration devices
- In-socket programming
  - CPLDs & configuration devices in APU

ADERA.

#### © 2007 Altera Corporation—Confidential

#### **Programming Options**

#### Program/Configure

- Applies to all devices

#### Verify, Blank-Check, Examine & Erase

- Configuration devices
- MAX II, MAX 7000 & MAX 3000
- Security Bit & ISP Clamp
  - MAX II, MAX 7000 & MAX 3000

Check the appropriate boxes to perform actions when programming starts

🖺 Quartus II - C:	/altera/70/qdesigns/	fir_filter/fir_filter	- filtref - [fi	ltref.cdf*]								. 🗆 🛛	
File Edit Processin	ng Tools Window												
🔔 Hardware Setup	Hardware Setup No Hardware Mode: JTAG										▼ Progress: 0%		
🔲 Enable real-time I	ble real-time ISP to allow background programming (for MAX II devices)												
🏴 Start	File	Device	Checksum	Usercode	Prog Conf	iram/ figure	Verify	Blank- Check	Examine	Security Bit	Erase	ISP CLAMP	
R Chan	filtref.sof	EP1C6F256	000A1428	FFFFFFF		~							
■ a stob	🗉 filtref.pof	EPCS4	075B6DC1	00000000							✓		
Auto Detect	<sup>i</sup> Page_0				Ľ								
HI THE DOLDON	//61/qdesigns	EPC16	1C661491	FFFFFFF							✓		
🗙 Delete	//61/qdesigns	EP2S60F672C5ES	00A99868	FFFFFFF		✓							

© 2007 Altera Corporation-Confidential



#### **Bypassing Devices In JTAG Chain (1)**

uartus II - C:/altera/7	0/qdesigns/	fir_filter/fir_filter	- filtref - [fi	ltref.cdf*]								
File Edit Processing Tools Window												
Hardware Setup No Har	rdware				Mode: JTAG		•	Progress	s:	0%		
Enable real-time ISP to allow background programming (for MAX II devices)												
Start File		Device	Checksum	Usercode	Program/ Configure	Verify	Blank- Check	Examine	Security Bit	Erase	ISP CLAMF	
filtref.s	sof	EP1C6F256	000A1428	FFFFFFF								
E filtref.p	oof	EPCS4	075B6DC1	00000000								
o Detect	je_U 791 / adaptions	EDC10	10001401			H						
	7617qaesigns 7617qaesigns	EPUI6 EP2960E67205E9	10061431	FFFFFFFF								
	vorvquesigns	2000/0720020	00400000									
ïle												
	Metho Pro	<mark>d 1: Add pr</mark> gram/Config	ogramm gure bo	ning file x unch	e & leave ecked	•	/	/	/			

© 2007 Altera Corporation—Confidential



#### **Bypassing Devices In JTAG Chain (2)**

🛍 Quartus II - C:/alt	era/70/qdesigns/	fir_filter/fir_filte	er - filtref - [fi	tref.cdf*]								
File Edit Processing T	Tools Window											
🔔 Hardware Setup	No Hardware				Mode: JTAG		-	<ul> <li>Progres</li> </ul>	s:	0%		
Enable real-time ISP to	allow background pro	gramming (for MAX II )	devices)									
🔊 Start 🛛 🖬	e	Device	Checksum	Usercode	Program/ Configure	Verify	Blank- Check	Examine	Security Bit	Erase	ISP CLAMP	
🖬 Stop	filtref.sof filtref.pof <sup>t</sup> Page_0	EP1C6F256 EPCS4	000A1428 075B6DC1	FFFFFFF 00000000	হ							
Auto Detect     X Delete	///61/qdesigns 	EPC16 EP2S60F672C5ES EP2C35U484	1C661491 00A99868 00000000	FFFFFFFF FFFFFFFF <none></none>								
Add File  Change File  Save File  Add Device  Dp	Select Devices  Device family  ACEX1K  APEX1I  APEX20K  APEX20KC  APEX20KC  Cyclone		Device name EP2C15 EP2C15F256 EP2C15F484 EP2C20 EP2C20F256 EP2C20F256 EP2C20F484	~	New Import Export		Meth prog	nod 2: selec grami	: Clic t dev ming	k Ad ice l file	ld Dev eavin field l	vice & g olank
Pown Down	<ul> <li>✓ Cyclone II</li> <li>Enhanced Configu</li> <li>EPC1</li> <li>EPC2</li> <li>FLEX10K</li> <li>FLEX10KE</li> <li>FLEX10KE</li> <li>FLEX8000</li> <li>HardCopy II</li> <li>MAX 10</li> <li>MAX3000A</li> <li>MAX7000AE</li> <li>MAX7000S</li> <li>MAX9000</li> <li>Stratix</li> </ul>	iration Devices	<ul> <li>□ EP2C200240</li> <li>□ EP2C35</li> <li>□ EP2C35F484</li> <li>□ EP2C50</li> <li>□ EP2C50F484</li> <li>□ EP2C50F484</li> <li>□ EP2C50U484</li> <li>□ EP2C50U484</li> <li>□ EP2C520U484</li> <li>□ EP2C520208</li> <li>□ EP2C50208</li> <li>□ EP2C70F896</li> <li>□ EP2C8</li> </ul>		Edit Remove Check Uncheck			/	/			
				ОК	Cancel							

© 2007 Altera Corporation-Confidential



#### **Adding Non-Altera Device to Chain**

Hardware Setup	No Hardware				Mode: JTAG			<ul> <li>Progres</li> </ul>	s:	0%		
Enable real-time ISP to	o allow background pro	ogramming (for MAX II d	evices)									
Start File	e	Device	Checksum	Usercode	Program/ Configure	Verify	Blank- Check	Examine	Security Bit	Erase	ISP CLAMP	
Marko Detect	filtref.sof filtref.pof <sup>L.</sup> Page_0 ///61/qdesigns /////61/qdesigns	EP1C6F256 EPCS4 EPC16 EP3SS0E672C5ES	000A1428 075B6DC1 1C661491 00A99868	FFFFFFFF 000000000 FFFFFFFF FFFFFFFF								
Add File	<none></none>	MY_DEVICE	00000000	<none></none>			C def	lick n	ew 8 devic	creates to	ate us o add	er- non
Add Device	Enhanced Configuratio	on Devices	New Devic	e			,	Allera	devi	ces		

# **Starting the Programmer**

Click Start		Progres pr	ss field ogram	d shows iming co	perc mple	entag tion	ge of			
Quartus II - C:/alte/a/70/qdesigns/fir         File Edit Processing Jools Window         Ardware Setup         USB-Blaster [USB-0]         Enable real-time ISP to allow background program	_filter/fir_filter	- <mark>filtref - [filt</mark> rices)	ref.cdf*]	Mode: JTAG			Progress:		0%	
Image: Start   Image: Stop   Image: Stop	evice P1C6F256 PCS4 PC16 P2S60F672C5ES Y_DEVICE	Checksum 000A1428 075B6DC1 1C661491 00A99868 00000000	Usercode FFFFFFF 00000000 FFFFFFFF FFFFFFF <none></none>	Program/ Configure			Examine	Security Bit		

© 2007 Altera Corporation-Confidential



#### **Converting SOF Programming Files**

<b>%</b> (	)uartu	is II -	D:/alte	ra/71/qdes	sig
File	Edit	View	Project	Assignments	;
D	<u>N</u> ew			Ctrl+N	
<b>2</b>	Open			Ctrl+O	
	⊆lose			Ctrl+F4	
<b>2</b>	New Pro	ject <u>V</u>	<u>V</u> izard		
<b>8</b>	Open P <u>r</u>	oject.		Ctrl+J	
	Convert	MAX-	+P <u>L</u> US II F	Project	
:	Save Pr	ojec <u>t</u>			
	Clos <u>e</u> Pr	oject			
	<u>S</u> ave			Ctrl+S	
	Save <u>A</u> s				
	Save Cu	irrent	Report Se	ection As	
	File Prop	perties			_
	Create ;	( Upda	ite		۲
	Export_				
	Convert	Prog	a <u>m</u> ming P	iles	
	Page Se	typ			
Q.	Print Pre	e <u>v</u> iew			
<b>B</b> 1	Print			Ctrl+P	
	Recent	Files			۲
	Recent	Projec	ts		۲
	E <u>x</u> it			Alt+F4	

#### 🔓 Quartus II - D:/altera/71/qdesigns/fir\_filter/fir\_filter - filtref - [Convert Program...

File Tools Window

Specify the input files to convert and the type of programming file You can also import input file information from other files and save future use. Conversion setup files

Open Conversion Setup Data...

Output programming file

 Creates multi-device .POF for enhanced configuration devices Enables compression & other configuration device options

Generate

Close

Programming file type:	Programmer Object File	e (.pof)			•
Options	Configuration device:	EPC16 💌	<u>M</u> ode:	2-bit Passive S	erial 💌
File <u>n</u> ame:	output_file.pof				
	Remote/Local update of	difference file: NONE	_		-
	Memory Map File				
Input files to convert File/Data area		Properties		Start Address	Add Hex Data
Input files to convert File/Data area Options □ SOF Data □ Bt 0		Properties Page_0		Start Address 0x00010000 <auto></auto>	Add <u>H</u> ex Data Add <u>S</u> of Data
Input files to convert File/Data area Options □ SOF Data □Bit 0 ↓Filtref.sof □Bit 1		Properties Page_0 EP2S15F484		Start Address 0x00010000 <auto></auto>	Add <u>H</u> ex Data Add <u>S</u> of Data Add <u>F</u> ile
Input files to convert File/Data area Options SOF Data CBit 0 Filtref.sof CBit 1 Filtref_phy	s_synth.sof	Properties Page_0 EP2S15F484 EP1C6F256		Start Address 0x00010000 <auto></auto>	Add <u>H</u> ex Data Add <u>S</u> of Data Add <u>F</u> ile

© 2007 Altera Corporation-Confidential



#### Exercise 7 Demonstration



#### **Programming/Configuration Summary**

- Setting device options
- Generating programming files
- Programming device or devices in chain
- Converting programming files



### **Programming Support Resources**

- Programming Center
- Configuration Center



### **Class Summary**

- Design entry techniques
- Project creation
- Compiler settings & assignment editor
- Timing analysis
- Simulation
- Programming/configuration



#### **Learn More Through Technical Training**

**Instructor-Led Training** 



With Altera's instructor-led training courses, you can:

>Listen to a lecture from an Altera technical training engineer (instructor)

Complete hands-on exercises with guidance from an Altera instructor

>Ask questions & receive real-time answers from an Altera instructor

>Each instructor-led class is one or two days in length (8 working hours per day).

#### **Online Training**



With Altera's online training courses, you can:

> Take a course at any time that is convenient for you

> Take a course from the comfort of your home or office (no need to travel as with instructor-led courses)

Each online course will take approximate one to three hours to complete.

#### http://www.altera.com/training

#### View training class schedule & register for a class

© 2007 Altera Corporation—Confidential



### **Advanced Quartus II Courses**

#### Quartus II Software Design Series: Verification

- Timing analysis
  - Thorough investigation of performing timing analysis on an Altera device with TimeQuest
- Power analysis
- Debugging solutions
  - SignalProbe incremental routing
  - Logic Analyzer Interface
  - In-System Memory Content Editor
  - In-System Sources & Probes
  - Chip Planner & Resource Property Editor
  - SignalTap II Embedded Logic Analyzer

#### Quartus II Software Design Series: Optimization

- Incremental Compilation
- Quartus II optimization features & techniques

© 2007 Altera Corporation—Confidential



## **Altera Technical Support**

- Reference Quartus II software on-line help
- Quartus II Handbook
- Consult Altera applications (factory applications engineers)
  - MySupport: <u>http://www.altera.com/mysupport</u>
  - Hotline: (800) 800-EPLD (7:00 a.m. 5:00 p.m. PST)
- Field applications engineers: contact your local Altera sales office
- Receive literature by mail: (888) 3-ALTERA
- FTP: <u>ftp.altera.com</u>
- World-wide web: <u>http://www.altera.com</u>
  - Use solutions to search for answers to technical problems
  - View design examples

© 2007 Altera Corporation—Confidential



#### **Give us your feedback**

- When you registered for this training you received a confirmation email
- Please click on the link in the email to complete a short survey
- Your feedback is important to help us improve future trainings!

#### Thank you!

© 2007 Altera Corporation—Confidential




# Appendix

- Converting MAX+PLUS II designs to Quartus II
- Schematic design entry
- QSF Notes
- More fitter settings
- Power Optimizations
- Early I/O planning tasks
- TimeQuest "golden" SDC file tip
- Simulating in Quartus II

© 2007 Altera Corporation—Confidential



#### **MAX+PLUS II to Quartus II**

- Convert MAX+PLUS II projects into Quartus II projects
- Assignments automatically translated

🕊 Quartus II - c:/test_c	lesigns/men	nory,
File Edit View Project	Assignments	Pror
<u> </u>	Ctrl+N	Convert MAX+PLUS II Project 🛛 🔀
൙ Open	Ctrl+O	Allows you to convert ovicting MAX+DLUS II prejects and posignments into a
⊆lose	Ctrl+F4	new Quartus II project.
路 New Project <u>W</u> izard	Ctrl+1	MAX+PLUS II file name:
Convert MAX+PLUS II F	Project	C:/altera/qdesigns51/chiptrip/chiptrip.acf
Save Projec <u>t</u> Clos <u>e</u> Project		Quartus II project name: chiptrip
		OK Cancel

© 2007 Altera Corporation—Confidential



# **Using Own Text Editor**

#### Enter path to preferred text editor executable

'⊕ <sup>.,</sup> General	Text Editor
<ul> <li>Assignment Editor</li> <li>Block/Symbol Editor</li> <li>Chip Planner</li> <li>LogicLock Regions Window</li> <li>Memory Editor</li> <li>Messages</li> <li>Netlist Viewers</li> <li>Pin Planner</li> <li>Programmer</li> <li>Resource Property Editor</li> <li>SignalT ap II Logic Analyzer</li> <li>Text Editor</li> <li>Colors</li> <li>Fonts</li> <li>Timing Closure Floorplan</li> </ul>	Preferred text editor            ① Quartus II Text Editor             ② Qther text editor path name: (UNIX workstations only) For text editor that does not open in its own window, you must use the xterm command: <path>/xterm -e <path>/<editor>.             C:\Program Files\emacs\emacs-21.3\bin\emacs.exe         …             Lise this editor to locate messages in text files         Enter the command-line options used to specify a file name and line number in your text editor. Use %f to represent the file name and %I to represent the line number.             Lommand-line options:         +%I %f</editor></path></path>

#### **Behavioral Waveforms**

- HTML file generated by MegaWizard
- Description of megafunction functionality
  - Reviews selected parameters
  - Describes read & write operations
- Supported megafunctions
  - Subset of memory
  - Subset of arithmetic
  - PLL



#### **Example Waveform**

#### 😯 my\_dualport\_waveforms.html

#### Sample behavioral waveforms for design file my\_dualport.tdf

The following waveforms show the behavior of altsyncram megafunction for the chosen set of parameters in design my\_dualport.tdf. For the purpose of this simulation, the contents of the memory at the start of the sample waveforms is assumed to be (FFF0, FFF1, FFF2, FFF3, FFF4, ...). The design my\_dualport.tdf has two read/write ports. Read/write port A has 256 words of 16 bits each and Read/write port B has 256 words of 16 bits each. The ram block type of the design is AUTO. The output of the read/write port A is unregistered. The output of the read/write port B is unregistered.



© 2007 Altera Corporation—Confidential

Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation 293



## **Schematic Design Entry**

- Full-featured schematic design capability
- Schematic design creation
  - Draw schematics using library functions (blocks)
    - Gates, flip-flops, pins & other primitives
    - Altera megafunctions & LPMs
  - Create symbols for Verilog, VHDL, or AHDL design files
  - Connect all blocks using wires & busses



#### **Create Schematic**



© 2007 Altera Corporation-Confidential



## **Insert Symbols**



© 2007 Altera Corporation—Confidential





© 2007 Altera Corporation-Confidential



#### **Change Names & Properties**



© 2007 Altera Corporation-Confidential



### **Create Symbols**

.Quartus II - C:/Developing\_Classes/QuartusII/QII\_5\_1\_updates/Test\_Designs/mu

Converted schematic to a Symbol to be used in other schematic files

File Luic view Froject Assignments	riocessing roois window neip	
D New Ctrl+N	🖙 💦 mult8x8	- 💢 🖉 🥙 🤓 🕨 🕨 🗞 🍖 🗶 😓 🔛
🖆 Open Ctrl+O		
<u>⊂</u> lose Ctrl+F4	s LC Begisters M	
New Project <u>W</u> izard  Open P <u>r</u> oject  Convert MAX+P <u>L</u> US II Project  Save Project	Image: second secon	<pre>mult8x8 (a, b, start, reset, clk, sega, segb, segc, segd, sege, segf, se done_flag, result);</pre>
Close Project		Symbol Created in Libraries: C Project Project Directory
Save As	🕉 🛛 8 output	
Save Current Report Section As	9 10 wire re 11 wire [3	€ 3
Create / Update	Create <u>H</u> DL Design File for Current File	7 start sego reset segd
Export	Create Symbol Files for Current File	cik sege segt
Convert Programming Files	Create AHDL Include Files for Current File	Name: segg mult8x8
Page Setup	Create Design File from Selected Block Update Design File from Selected Block	
$File \Rightarrow Create/Update \Rightarrow Create Symbol$	Create SignalTap II File from <u>D</u> esign Instance(s) Create SignalTap II List File	MegaWizard Plug-In Manager       OK     Cancel
Recent Projects	Create JAM, SVF, or ISC File Create/Update IPS File	Shirer (.inp(produce), .enc(Shire), .result
E <u>x</u> it Alt+F4	26	<pre>seven (.inp(state_out), .a(sega), .b(segb), .c .e(sege), .f(segf), .g(segg));</pre>

© 2007 Altera Corporation—Confidential



# **Convert BDF for HDL**



© 2007 Altera Corporation-Confidential



#### **Convert BDF to Image File**



© 2007 Altera Corporation—Confidential



#### **QSF** Notes

- Changes to existing assignments updates (i.e. Not moved to end of file)
  - Exceptions (always at end of file)
    - Adding/removing source files
    - Editing members in assignment group
- Sourcing rules
  - Source statements always preserved (not overwritten)
  - Changes to assignments read from source file written back to original file
  - New assignments always written to end of main QSF
  - All assignments copied into new QSF file when new revision created



## **Page Control**



i Histanices E





- Hierarchical levels automatically partitioned
  - Control design size per page (tools  $\Rightarrow$  customize  $\Rightarrow$  options)
- Use toolbar to move between pages
- Navigate nets between pages



© 2007 Altera Corporation—Confidential



## Fitter Settings – More Settings

- Adjust project-wide defaults
- Enable/disable increased/decreased optimization routines
  - May affect compile time

#### **Examples**

- Optimize IOC Register Placement for Timing
  - Automatically Uses I/O Cell Registers to Improve I/O Pin Timing
- Auto Global Signals
  - Auto-Promotes High-Fanout Control Signals to Globals
- Fitter Aggressive Routability
   Optimization
  - Automatially Performed during Increased Fitting Attempts



Specify the settings for the logic options used in your project. Some of these options can be applied to an individual node or entity in the Assignment Editor and will override the option settings in this

More Fitter Settings

dialog box.

© 2007 Altera Corporation-Confidential

Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation 304



X

#### **Importing I/O Megafunction**

#### Select PPF file created when running MegaWizard Plug-In Manager

MegaWizard Plug-In Manager - ALTLVDS [page 21 of 2	о на на стал IV	
		Create/Import Megafunction
Version 7.1	About	C Create a new custom megafunction
Parameter     2 EDA     3 Summary     Settings		C land a sitis such a such as the
		<ul> <li>Import an existing custom megarunction</li> </ul>
	Turn on the files you wish to generate. A gray checkmark indicate:	:\altera\71\qdesigns\fir_filter\my_interface.ppi
tx_oreclock my_interface tx_in[31.0] tx_inclock LVDS Transmitter tx_out[3.0] tx_oreclock tx_oreclock	Finish to generate the selected files. The state of each checkbox i subsequent MegaWizard Plug-In Manager sessions.	Instance name: my_interface
4 channels, x8 105.00 MHz 0/P data rate=840.00	The MegaWizard Plug-In Manager creates the selected files in the directory: D:\altera\71\qdesigns\fir_filter\	OK Cancel
Outclk Freq = 10.00	File Description	Pin Planner Edit menu ⇒
Stratix II	i my_interface.ppf PinPlanner ports PPF file	Create/Import Megafunction
	my_interface.cmp VHDL recomponent declaration file	
	my_interface_inst.v     Instantiation template file	
	✓ my_interface_bb.v Verilog HDL black-box file	
		25
Resource Usage		
1 clkctrl + 32 reg + 5 stratixii_lvds_transmitter +		
1 stratixii_pli	Cancel < <u>B</u> ack Nex	t > Einish

© 2007 Altera Corporation—Confidential



#### **Imported Megafunction**

- Megafunction pins appear as a new bus in Groups List
  - Names prefixed with user-defined instance name

Node Name	Direction
💕 🗉 d[70]	Input Group
💿	Output Group
🐵 🗉 🛛 my_interface	Bidir Group
📦 🗄 my_interface_tx_in[310]	Input Group
my_interface_tx_inclock	Input
my_interface_tx_corecl	Output
💿 🔄 my_interface_tx_out[3	Output Group
my_interface_tx_outclock	Output
< <new node="">&gt;</new>	

© 2007 Altera Corporation—Confidential



#### **Creating New I/O Megafunction**



© 2007 Altera Corporation—Confidential



### **Configure & Generate Top-Level HDL (1)**

- Choose Set Up Top-Level Design File
  - Right-click, Edit menu, or toolbar
- Configure megafunctions & IP cores by changing values in Type and Node Name columns

	Set Up Top-Level Design File	
	Megafunctions Megafunction: ALTDDIO_IN	Instance: my_ddioin
	my_ddioin (ALTODIO_IN) my_ddiogut (ALTODIO_UI) Port Name Direction Type	e Node Name
	User Nodes data (action of the second	datain[70]
	inclock Input Ekternal dataout_h[70] Output Internal	I clock my_ddioin_dataout_h[70]
66	dataout_[[70] Output Internal	my_ddioin_dataout_[[70]
2	Port Name & Direction	d[70] datain[70]
2	comes from megafunction	my_ddioin_dataou my_ddioin_dataou my_ddioin_dataou
<u>88</u>	definition & cannot be	my_ddioout_data my_ddioout_data device I/O and internal node names
	Cilailgeu	yn_out[70] • Connect to other megafunction ports
►	Choose Type:	by reusing port or node names
<b>-</b> 2	External type connect to device pins and will	(double-click & select from drop-down)
	appear in Pin Planner pin lists if left unconnected	Rename device I/O & create new
	and <i>will not</i> appear in Pin Planner pin lists	node names by typing in new names
@ 0007	Altara Corporation Confidential	

© 2007 Altera Corporation—Confidential

#### **Configure & Generate Top-Level HDL (2)**

Choose Create Top-Level Design File

- Right-click, File menu (Create/Update submenu), or toolbar
- Select a file name and type



Create Top	-Level Design File 🛛 🕑	K
File name:	filtref.v	
File type O VHDL O Verilog	J HDL	
	OK Cancel	]

© 2007 Altera Corporation-Confidential





© 2007 Altera Corporation-Confidential



# Notes on Step 2 (Early I/O Planning Methodology)

- Internal nodes will be commented and set as virtual pins in created top-level file (represented as gray pins on previous slide)
- Make changes to megafunction or IP through the Pin Planner
  - Highlight in Groups List and choose Edit Megafunction (Edit menu or rightclick)
  - Must re-import megafunction or IP when changes are made
  - Must update top-level file when changes are made
  - Run I/O Assignment Analysis after any change to validate I/O

© 2007 Altera Corporation—Confidential



## **Pin Planner – Error Checking**

	Error Checking Description (Examples)
1	Resource availability in I/O bank or Vref group
2	Once half of differential pair is assigned, complement pin not available for assignment
3	No output/bidirectional pins assigned to dedicated input pins (e.g. clock pins)
4	Pin I/O standard must be compatible with the node's I/O standard
5	All nodes in same Vref group must have the same Vref voltage
6	A node assigned to the I/O bank must have an I/O standard compatible with the bank VCCIO

<u>Recommendation</u>: Run I/O Assignment Analysis (Discussed Later) for Complete I/O & I/O-Core Checking

© 2007 Altera Corporation—Confidential



#### **Stratix II I/O Rules Section**

#### Folder in Compilation Report containing I/O Rules tables

- Summary with number of I/O Rules checked, passed & failed
- List of I/O Rules & whether passed or failed
- Matrix of I/O Rules checked on a per pin basis



٩	Com	npila	tion	Report	- I/O Rules Summ	ary						Summe			_		
9	<u>a</u> (	Comp	ilatio	n Report			I/0	Rules Summa	ry		nuies	Summe	ary				
-	9	🖹 Li	egal N	Votice				/O Rules			Total						
-		F	low S	ummary				itatistic			~						
		E F	low S	ettings			<u> </u>	Total I/U Rules			31		- Data				
		ط ر	omp	ilation I	Report - I/O Rules	Details						O Rule	es Deta	alis		_ [ ]	
	20	Ē,		mnilation	Report	T/O Ru	es D	etails		_							<u> </u>
÷.	Ä١	Ĩ	5 A	Legal N	otice				<b>.</b>			Rule					
- -	ā	Į	Š.	Flow Su	mmary	Sta	tus	טו	Category			Descr	iption				
		Ē	3F,	EL Com	allation Departs T			lio coccetti int	- · ·				<u> </u>				
		÷.			pliation Report - 1/	0 Rules		Dulas Mahin		_				I/O Rules	Matrix		
		ŧ			ompliation Report		<u></u>	Rules matrix									
			21		Elow Summary			Pin/Rules	10_000	001	10_000002	10_000003	10_000			10_00007	
	Ë		34		Flow Settings		1	Total Pass	23		0	23	0	13	23	23	
	Ë		₹1	Ā	Flow Non-Default G	lobal Sett	2	Total Unchecke	ed 0		0	0	0	0	0	0	0
				- 31	Flow Elapsed Time		3	Total Inapplicat	ole 0		23	0	23	10	0	0	23
					Flow Log		4	Total Fail	0		0	0	0	0	0	0	0
			-	• <b>4</b>	Analysis & Synthes	is	5	yvalid	Pass		Inapplicable	Pass	Inapplicat	ole Inapplicable	Pass	Pass	Inapplicat
			- (		Fitter		6	follow	Pass		Inapplicable	Pass	Inapplicat	ole Inapplicable	Pass	Pass	Inapplicat
	ŧ	E	ŧ€	6	Summary		7	yn_out[7]	Pass		Inapplicable	Pass	Inapplicat	ole Inapplicable	Pass	Pass	Inapplicat
		E	P.4	And Settings	8	yn_out[6]	Pass		Inapplicable	Pass	Inapplicat	ole Inapplicable	Pass	Pass	Inapplicat		
				Z	HardCopy II De	vice Reso	9	yn_out[5]	Pass		Inapplicable	Pass	Inapplicat	ole Inapplicable	Pass	Pass	Inapplicat
				Ž	Pin-Out File		10	yn_out[4]	Pass		Inapplicable	Pass	Inapplicat	ole Inapplicable	Pass	Pass	Inapplicat
i iii	2			±€	and Resource Section	on	11	yn_out[3]	Pass		Inapplicable	Pass	Inapplicat	ole Inapplicable	Pass	Pass	Inapplicat
			÷.	₽€	🚰 I/O Rules Secti	on	12	yn_out[2]	Pass		Inapplicable	Pass	Inapplicat	ole Inapplicable	Pass	Pass	Inapplicat
					- 🚑 🎹 I/O Rules S	ummary	13	yn_out[1]	Pass		Inapplicable	Pass	Inapplicat	ole Inapplicable	Pass	Pass	Inapplicat
		<b>⊡</b> ~ <b>€</b>	30		I/O Rules D	etails	14	yn_out[0]	Pass		Inapplicable	Pass	Inapplicat	ole Inapplicable	Pass	Pass	Inapplicat
		₽€	31		I/O Rules M	latrix	15	clk	Pass		Inapplicable	Pass	Inapplicat	ole Pass	Pass	Pass	Inapplicat
		Ē.€			Device Options	Data	16	reset	Pass		Inapplicable	Pass	Inapplicat	ole Pass	Pass	Pass	Inapplicat
		E∵é	<b>₿</b> 4			rData	17	clkx2	Pass		Inapplicable	Pass	Inapplicat	ole Pass	Pass	Pass	Inapplicat
		•			Assembler		18	newt	Pass		Inapplicable	Pass	Inapplicat	ole Pass	Pass	Pass	Inapplicat
	μ.	_			TimeQuest Timing A	nalyzer	19	d[0]	Pass		Inapplicable	Pass	Inapplicat	ole Pass	Pass	Pass	Inapplicat
				± 4	EDA Netlist Writer		20	d[1]	Pass		Inapplicable	Pass	Inapplicat	ole Pass	Pass	Pass	Inapplicat
				ė <b>ą</b>	Database Export		21	d[2]	Pass		Inapplicable	Pass	Inapplicat	ole Pass	Pass	Pass	Inapplicat
					1		22	d[3]	Pass		Inapplicable	Pass	Inapplicat	ole   Pass	Pass	Pass	Inapplicat
			L	•													

© 2007 Altera Corporation-Confidential

#### **Advanced I/O Analysis Output**

# Detailed Signal Integrity Metrics appears as in table in timing analysis report

	Second Se	Slow Corner Signal Integrity Metrics									
			Pin	1/0	Board Delay	Board Delay	Steady State Voh	Steady State Vol	Voh Max at	Vol Min at	Ringback Ma
			FILI	Standard	on Rise	on Fall	at FPGA Pin	at FPGA Pin	FPGA Pin	FPGA Pin	Rise at FPGA
		1	yvalid	3.3-V LVCMOS	0	0	3.13	0.000652	3.23	-0.0804	0.192
		2	follow	3.3-V LVCMOS	0	0	3.13	0.000652	3.13	-0.0144	0.00299
		3	yn_out[7]	1.5-V HSTL Class II	-1.43e-012	1.11e-012	1.11	0.254	1.12	0.25	7.38e-005
		4	yn_out[6]	1.5-V HSTL Class II	-1.43e-012	1.11e-012	1.11	0.254	1.12	0.25	7.38e-005
	🗄 🍎 🦲 Analysis & Synthesis	5	vn out[5]	1.5-V HSTL Class II	-1.43e-012	1.11e-012	1.11	0.254	1.12	0.25	7.38e-005
	En Stitter	6	vn out[4]	1.5-V HSTL Class II	-1.43e-012	1.11e-012	1.11	0.254	1.12	0.25	7.38e-005
	Summary	7	un out[3]	1.5-V HSTL Class II	-1 43e-012	1 11e-012	1 11	0.254	1.12	0.25	7 38e-005
	Settings		un out[2]	1.5 V HSTL Class II	-1.43e-012	1.110.012	1 11	0.254	1.12	0.25	7.38e-005
	State Contractions		yr_ou(2)	1.5-V HOTE Class II	1.436-012	1.11=012	1.11	0.254	1.12	0.25	7.306-005
	HardCopy II Device Resource Guide	3	yn_ou(i)	1.0-V HOTE Class II	-1.438-012	1.110-012	1.11	0.204	1.12	0.25	7.388-005
			yn_out[U]	1.5-V HSTE Class II	-1.43e-012	1.11e-012	1.11	0.254	1.12	0.25	7.38e-005
	En Contraction										
	Gradiente Options										
	Board Trace Model Assignments										
1											
4	Slow Corner Signal Integrity Metrics										
	Finax Summary	I	1								F

© 2007 Altera Corporation-Confidential



#### **Alternative Method to Writing SDC File**

- Maintain "golden" SDC input file in SDC File Editor
  - File holds user-entered constraints
  - Add design-specific comments
  - Arrange SDC commands according to design
- Edit "golden" SDC file
  - Edit input SDC file directly using file editor features
  - Copy SDC commands from Console pane (History tab)
  - Copy commands from TimeQuest-generated output SDC file



#### **Quartus II Simulation**

- Simulator method & features overview
- Simulator settings
- VWF file creation
- Simulation output



### **Supported Simulation Methods**

#### Quartus II

- VWF (vector waveform file)
  - Primary graphical waveform file
- CVWF (compressed vector waveform file)
  - Compressed binary version of VWF
- VCD (value charge dump file)
  - Standardized text-based input file (IEEE-1364)
- VEC (vector file)
  - Text-based input file
- Tcl/TK scripting
- 3<sup>rd</sup>-party simulators
  - Verilog/VHDL testbench

<u>Note</u>: The simulator channel file (.SCF) and table file (.TBL) are also supported for backwards compatibility with MAX+PLUS II



<sup>© 2007</sup> Altera Corporation—Confidential

#### **Simulator Features**

- Converts VWF into HDL testbench
- Generates HDL testbench template
- Supports breakpoints
- Performs automatically
  - Adding output pins to output waveform file
  - Checking outputs at end of simulation



# **Simulator Settings**

Mode

Input file

Period

Options

General	Simulator Settings
<ul> <li>Files</li> <li>User Libraries (Current Project)</li> <li>Device</li> <li>Operating Conditions</li> <li>EDA Tool Settings</li> <li>Analysis &amp; Synthesis Settings</li> <li>Fitter Settings</li> <li>Timing Analysis Settings</li> <li>Assembler</li> <li>Design Assistant</li> <li>Signal Tap II Logic Analyzer</li> <li>Logic Analyzer Interface</li> <li>Simulator Settings</li> <li>Power Flag Power Analyzer Settings</li> </ul>	Select simulation options.         Simulation mode:         Timing         Simulation input:         filtref.vwf         Image: Simulation option         Image: Simulation at:         Image: Simulation coverage reporting         Report Settings         Image: Simulation coverage reporting         Report Settings         Description:         Checks expected outputs vs. actual outputs in the simulation report.         Image: Disculation report.         Image: Disculation report.         Image: Discription:         Checks expected outputs vs. actual outputs in the simulation report.

© 2007 Altera Corporation-Confidential



#### **Simulator Modes**

Se	ettings - filtref		×
	Category:		
	General	Simulator Settings	
	Files		
	User Libraries (Current Project)	Select simulation options.	
	- Device		
	Operating Conditions	Simulation mode: Timing	
	🗄 Compilation Process Settings		
	⊕- EDA Tool Settings	Simulation input:	
	🗄 - Analysis & Synthesis Settings	Timing Timing Using East Timing Model	
	🕀 Eitter Settings	Simulation service	

#### Functional

- Type: RTL
- Uses pre-synthesis netlist
- Timing
  - Type: gate-level or post-place & route
  - Uses fully compiled netlist
  - Uses worst-case timing model

- Timing Using Fast Timing Model
  - Similar to Timing
  - Uses Best-Case Timing Model

© 2007 Altera Corporation—Confidential



### **Simulator Input & Period**

Specifies stimulus & length of simulation period

Select simulation options.	
Run Simulation until End of Stimulus File Ut: Filtref.cfvwf Simulation period Run simulation until all vector stimuli are used	Add multiple files
○ End simulation at: ns 🔽	Specify Stimulus File(s)
Enter End Time	



# **Simulator Options**

Automatically Ade Automatically add pins to simulation output waveforms Pins to Simulation	d Output n
<ul> <li>Check outputs Waveform Comparison Settings</li> <li>Setup and hold time violation detection</li> <li>Glitch detection: 1 ns </li> </ul>	Compares Simulation Outputs to Outputs in Stimulus File
<ul> <li>Simulation coverage reporting</li> <li>Report Settings</li> <li>Overwrite simulation input file with simulation results</li> <li>Disable setup and hold time violation detection for input registers of bi-directional</li> </ul>	Monitors & Reports Simulation for Glitches
More Settings Description: Specifies the source of input vectors to be used for incremental input simulation. Reports	Reports Setup & Hold Violations
,	

© 2007 Altera Corporation—Confidential



#### **Generate SAF**

#### Generate SAF or VCD file for power calculation

Settings - filtref		×
Category: General Files User Libraries (Current Project) Device Operating Conditions Compilation Process Settings EDA Tool Settings Analysis & Synthesis Settings Fitter Settings Fitter Settings Fitter Settings Signal Tap II Logic Analyzer Logic Analyzer Interface Simulator Settings Simulator Settings Simulator Power PowerPlay Power Analyzer Settings	Sinulation Power         Select simulation power options.         Signal activity output for power analysis         ✓ Generate Signal Activity File:         filtref.saf         Signal Activity File Options         VCD output for power analysis         ✓ Generate VCD File:         filtref.vcd         VCD File Options	

© 2007 Altera Corporation-Confidential


## **Create New Vector Waveform File**

#### Select File ⇒ New ⇒ Vector Waveform File (Other Files tab)

New	×
Device Design Files Other Files	_
AHDL Include File Block Symbol File Chain Description File Logic Analyzer Interface File Memory Initialization File SignalT ap II File Synopsys Design Constraints File Tcl Script File Text File Vector Waveform File	
OK Cancel	

© 2007 Altera Corporation-Confidential



# **Insert Nodes**

▶□ Undo       Ctrl+Z         C™ Redo       Ctrl+Y         次       Cut       Ctrl+X         □ Copy       Ctrl+C         Paste       Del         ∑ Delete       Del         Select       Eind and Replace		<ul> <li>Select Insert Not Bus (Edit menu)</li> <li>VWF must be open</li> <li>Use node finder</li> </ul>	de or
→ <u>G</u> o To Ctrl+G		Insert Node or Bus	2
Insert       Value       Grouping       Grouping       Time Bar       End Time       Grid Size       Â↓ Sort       Properties	Insert Node or <u>B</u> us Insert Waveform <u>D</u> ivider Insert Copied Nodes Insert <u>W</u> aveform Interval	Name:Type:INPUTValue type:9-LevelRadix:BinaryBus width:1Start index:0	OK Cancel Node Finder

© 2007 Altera Corporation—Confidential

Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation 326



<

# **Specify End Time**

- Maximum length of simulation time
  - Edit menu
- Specify how to extend signal values

tus II - (	C:/Dev	elopin				
it View	Projec	t Assi				
Undo	Ctrl	+Z				
Redo	C1					
12000	I	End Ti	ne			
Cut	Ct					
Conv	Ct	Time:	200.0	ns 🔻		
Deete						
Paste		⊢Def	ault extension opti	ons:		
Delete						
Select		Ext	ension value: La:	st clock patter	n 💌	
Find and	d Rep	- Enc	time extension ne	r signal:		
<u>G</u> o To	. Ct		time extension pe	r signai.		
			Signal Name	Direction	Radix	Extension value
Ins <u>e</u> rt			clk	Input	Binary	Default extension value
<u>V</u> alue			clkx2	Input	Binary	Default extension value
Groupin	0	+	d	Input	Unsigned Decimal	Default extension value
Time D	-		follow	Output	Binary	Default extension value
Time <u>B</u> a	r		newt	Input	Binary	Default extension value
End Tim	•		reset	Input	Binary	Default extension value
	C	+	yn_out	Output	Unsigned Decimal	Default extension value
Grid Size	e		yvalid	Output	Binary	Default extension value
Sort						
Properti	ies					
Hopera	<u>-5</u>					
					-	OK Cancel

© 2007 Altera Corporation-Confidential



# **Insert Time Bars**





## **Draw Stimulus Waveform**

Highlight portion of waveform to change

Overwrite value with desired value



© 2007 Altera Corporation—Confidential

Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation 329



 $\mathbf{k}$ 

A ⊛

€

## **Overwrite Waveform Signal Values**

1	=	forcing '1'
0	=	forcing '0'
Х	=	forcing unknown
U	=	uninitialized
Ζ	=	high impedance
Н	=	weak '1'
L	=	weak '0'
W	=	weak unknown
DC	=	don't care

© 2007 Altera Corporation—Confidential



## **Overwrite Waveform Patterns**

## Clock

 Enter period & duty cycle

Clock			×
Time range-			
Start time:	0	ps	•
End time:	10.0	ns	•
Base wavefu Clock se	orm on		7
• Time pe	100:		_
Offset:	0.0	ns	- -
Duty cy	cle (%): 50	-	
[	OK	Can	cel

© 2007 Altera Corporation-Confidential



## **Overwrite Waveform Patterns (cont.)**

- Counting pattern
  - Enter count timing
  - Enter start value & increment

ount Value	×	
Counting Timing		
Radix: Binary		
Start value: 0		
End value: 1	Count Value	×
Increment by: 1	Counting Timing	
Count type Binary	Start time: 0 ps 💌	
C Gray code	End time: 500 ns	
	Transitions occur         Relative to clock settings:         Positive edge         Negative edge         Offset:         At absolute times:         Count every:         10.0         Multiplied by:	
	OK Cancel	

© 2007 Altera Corporation—Confidential



# **Other Waveform Patterns**

## Arbitrary Value

- Group value for busses
- Random Value



#### Waveform to Testbench Generator Converts VWF into HDL testbench 🖔 Quartus II - C:/Developing\_Classes File Edit View Project Assignments New... Ctrl+N 🗁 Open... Ctrl+O X Export Ctrl+F4 Close 🔽 🗢 🗈 💣 🎟-Save in: 🛅 verilog New Project Wizard... 😰 Open Project... Ctrl+J Convert MAX+PLUS II Project... Export file (File menu) and save Save Project as VHDL test bench (.VHT) or Close Project Verilog test bench (.VT) file Save Ctrl+S Save As... Save Current Report Section As... File Properties... pipemult.vt File name: Export Create / Update Save as type: Verilog Test Bench File (\*.vt) Ŧ Cancel Export... Convert Programming Files... Add self-checking code to file

© 2007 Altera Corporation—Confidential



## **Testbench Template Generator**

### Generates HDL testbench template

- User inserts test stimulus

uartusII/QII_6_1_updates/QII_Test_Design	ns/filter/filter - filtref - [filter.cvwf]
Processing Tools Window Help	abò si
Etop Processing Ctrl+Shift+C	- 1 🥝 🧐 🐵 🕨 🕨 🗞 🐚 🏷 😓 👘
Start Compilation Ctrl+L	d b Pointer 73.64 ns Inter
🛃 Analyze Current Ele	
Start	🕨 🐦 Start Analysis & Elaboration
Update Memory Initialization File	📚 Start Analysis & Synt <u>h</u> esis Ctrl+K
Compilation Report Ctrl+R	Start Partition Merge
Start Compilation & Simulation Ctrl+Shift+K	Start Eitter
Generate Functional Simulation Netlist	Start Assembler
<ul> <li>Start Simulation</li> <li>Ctrl+I</li> </ul>	▶ Start Classic Timing Analyzer Ctrl+Shift+L
Simulation Debug	Start TimeQuest Timing Analyzer Ctrl+Shift+T
Simulation Report Ctrl+Shift+R	Start EDA Netlist Writer
	Start Design Assistant
Compiler Tool	Start PowerPlay Power Analyzer Ctrl+Shift+P
Simulator Tool	Start SignalProbe Compilation Ctrl+Shift+S
Classic Liming Analyzer Tool	Start I/O Assignment Analysis
CoverPlay Power Analyzer Tool	Start Classic Timing Analyzer (Fast Timing Model)
2	Start Early Timing Estimate
τīχ	Start Classic Timing Analyzer Constraint Check
Xī	Start Check & Save All Netlist Changes
VE	Start VOM Writer
√ <u>−</u>	Start Equation Writer (Post-synthesis)
NU NU	Start Equation Writer (Post-fitting)
	Start Test Bench Template Writer
XC	La Start EDA Synthesis
Xē	Start EDA Physical Synthesis
$\sqrt{n}$	

#### on\modelsim\dac\_demo\_ver.vt assign statements (if any) sign {t wire indata622,t wire in deskew,t wire in clock, c demo ver tb ( port map - connection between master ports and signals/regist ndata622(t\_wire\_indata622),.in\_deskew(t\_wire\_in\_deskew),.i itial code that executes only once insert code here --> begin --> end isplay("Running testbench"); d ways() optional sensitivity list @(event1 or event2 or .... eventn) qin code executes for every event on sensitivity list insert code here --> begin achvec; --> end d dmodule

#### © 2007 Altera Corporation—Confidential



# **Before Functional Simulation**

- Perform Generate Functional Simulation Netlist (Processing menu)
  - Creates pre-synthesis netlist
  - Fails simulation if not performed



© 2007 Altera Corporation—Confidential



## **Starting Simulation**

### ■ Processing menu ⇒ Start Simulation



### Scripting

© 2007 Altera Corporation-Confidential

Altera, Stratix, Arria, Cyclone, MAX, HardCopy, Nios, Quartus, and MegaCore are trademarks of Altera Corporation 337



in





## Displays simulation result waveform

Simulation Report - Simulation	Wav	eforms									_ 0	×
🞒 🔄 Simulation Report	Sim	ulation Wavefo	rms									
🛛 🗁 🖹 Legal Notice	Sim	ulation mode: Fund	ctional									<u> </u>
Flow Summary												Ľ
Flow Settings	Mas	ter Time Bar:	18.625 ns	• •	Pointer:	6.54 ns	Interval:	-12.09 ns	Start:	E	ind:	
Summary	$\vdash$			0 ns	2	0.0 ns	40.0 ns	F	0.0 ns	80.0 ns	100.0 ns	
Settings		Name	Value at 18.63 ns		18.6	25 ns						
E Cogical Memories		clk1	B 1									
INT Lisson	1	🖭 dataa	H 01	00	01	X 02	03 1	04 05	X 06 X	07 08	X 09 X 0A	_Xī
		🛨 datab	H 01	00	01	X 02	03	04 05	X 06 X	07 08	X 09 X 0A	_Xī
		wren	B 1	<u> </u>								
		🗉 rdaddress	H 01	00	01	χ <u> 02</u>	( 03 X	04 🗴 05	<u>(</u> 06 )	07 08	X 09 X 0A	X
View Simulation		🗉 wraddress	H 01	00	01	X 02	( 03 X	04 🗴 05	06	07 08	X 09 X 0A	_Xī
		∃ q	Н 0000			0000		χ 0001 χ	0004 <u>X</u> 000	09 <u>X 00</u> 10 <u>X</u> 1	0019 <u>X 0024 X 00</u>	031
Waveform												
								Resu	<mark>lt Wav</mark>	<mark>eform</mark>		
				•								►

© 2007 Altera Corporation—Confidential



## **Comparing Waveforms**

## Select Compare to Waveforms (View menu)

- Simulation waveform must be open
- Select VWF comparison file





### **Compared Waveforms** (Simulator Report)

## Original waveforms (ctrl+1)





© 2007 Altera Corporation—Confidential



## **Breakpoints**

Interrupts simulation at specified points





# **Breakpoints**

## Consists of 3 parts

- Name
- Equation (condition)
- Action

Ne	ew Breakp	oint			×
	-Breakpoin Name:	t properties	 	 	
	Equation:	condition		4 V	
	Action:	Stop		•	
	🗸 Enable t	preakpoint			
			OK	Cancel	

© 2007 Altera Corporation—Confidential



# **Breakpoint Conditions**

#### <Node> <operator1> <value>

- Single condition
- Ex. Ena = 1
- Time = <value>
  - Single condition
  - Time = 500ns
- <Condition> <operator2> <condition>
  - Complex tests
  - Ena = 1 && time > 500ns

New Breakpoint	×
Breakpoint properties	
Name: bp1	
Equation: condition node operator 1 value	7
Action: Stop time =	
Enable breakpoint	
OK Car	

© 2007 Altera Corporation—Confidential



# **Breakpoint Equations (Cont.)**

Ne	ew Breakp	oint X	
[	-Breakpoin	t properties	
	Name:	bp1	
	Equation:	( <u>node operator1 value</u> ) <u>operator2(node</u>	
	Action:	Stop	
ļ	🗸 Enable t	preakpoint	
		OK Cancel	/.

- Clicking on:
  - Node
    - Opens node finder
  - Operator1
    - Allows selection of <, >, =
  - Operator2
    - Allows selection of && (AND) and || (OR) operators

© 2007 Altera Corporation-Confidential



# **Breakpoint Actions**

- Stop
- Give error message
- Give warning message
- Give informational message

New Break	point	×
_ Breakpoi	nt properties	
Name:	bp1	
Equation	( <u>node operator1 value</u> ) <u>operator2</u> ( <u>node</u>	
Action:	Stop	
🗹 Enable	Stop Warning Message Error Message Information Message	



# **Example Breakpoint**

	P		V	Name breakpoint
The second se	ew Breakpo	SINC	<del></del> 7	
	☐ Breakpoint	properties		
	Name:	Reset Test		
	Equation:	( <u> filtref reset = 1</u> ) <u>&amp;&amp;</u> ( <u>time &gt; 50</u>	) <u>Ons  </u>	
	Action:	Stop	<b>•</b>	
7	🔽 Enable b	reakpoint		
		ОК	Cancel	
Enable/disable				é la
breakpoints				

© 2007 Altera Corporation-Confidential



# **Organizing Breakpoints**

B	reakpoints				×
	<u>B</u> reakpoints:				
	Enable	Name	Equation	Action	<u>N</u> ew
		Reset Tes Data Test	t ( filtref reset = 1)&&(time> 500n  filtref yn_out = X	is) Stop Stop	E dit
		r			<u>С</u> ору
			Arrange order of breakpoints		<u>D</u> elete
		l	•		<u>Ш</u> р
	•			F	Do <u>w</u> n
				ОК	Cancel

© 2007 Altera Corporation—Confidential



## Please go to optional exercise in the Exercise Manual

