VHDL: Unterschied zwischen den Versionen
Zur Navigation springen
Zur Suche springen
Keine Bearbeitungszusammenfassung |
Keine Bearbeitungszusammenfassung |
||
| (2 dazwischenliegende Versionen desselben Benutzers werden nicht angezeigt) | |||
| Zeile 7: | Zeile 7: | ||
* [http://www.fpga4fun.com/VHDLTips.html VHDL Tips and Tricks on FPGA4fun] | * [http://www.fpga4fun.com/VHDLTips.html VHDL Tips and Tricks on FPGA4fun] | ||
* [http://www.ics.uci.edu/~jmoorkan/vhdlref/Synario%20VHDL%20Manual.pdf Synario VHDL Reference Manual] | * [http://www.ics.uci.edu/~jmoorkan/vhdlref/Synario%20VHDL%20Manual.pdf Synario VHDL Reference Manual] | ||
* [http://ati.ttu.ee/~alsu/VHDL_TUTORIAL_Ashenden.pdf Peter Ashendes's VHDL tutorial] | |||
* [http://www.asic-world.com/examples/vhdl/index.html VHDL Examples] at [http://www.asic-world.com/ ASIC-World] | |||
* [http://www.freerangefactory.org/dl/free_range_vhdl.pdf Free Range VHDL book] at [http://www.freerangefactory.org/ FreeRangeFactory] | |||
* [http://accessengineeringlibrary.com.ezproxy.library.dal.ca/browse/vhdl-programming-by-example-fourth-edition Book: VHDL-programming by example] | |||
==== Further Resources ==== | ==== Further Resources ==== | ||
| Zeile 16: | Zeile 20: | ||
=== Specific Topics === | === Specific Topics === | ||
==== | ==== Types ==== | ||
* [http://www.csee.umbc.edu/portal/help/VHDL/types.html VHDL Types] in the [http://www.csee.umbc.edu/portal/help/VHDL/summary.html VHDL Summary], part of [http://www.csee.umbc.edu/portal/help/VHDL/index.shtml VHDL reference material] of [http://www.umbc.edu/ University of Maryland, Baltimore County], [http://www.csee.umbc.edu/ CSEE Department] | * [http://www.csee.umbc.edu/portal/help/VHDL/types.html VHDL Types] in the [http://www.csee.umbc.edu/portal/help/VHDL/summary.html VHDL Summary], part of [http://www.csee.umbc.edu/portal/help/VHDL/index.shtml VHDL reference material] of [http://www.umbc.edu/ University of Maryland, Baltimore County], [http://www.csee.umbc.edu/ CSEE Department] | ||
==== Type Conversion and Casting ==== | |||
[[VHDL]] is a strong typed language. Therefore, sometimes, explicit conversion/casting is necessary | |||
==== Attributes ==== | |||
Attributes are additional aspects of objects, written as <variable>'<attribute>. | |||
* [http://www.pldworld.com/_hdl/2/_ref/acc-eda/language_overview/objects__data_types_and_operators/understanding_vhdl_attributes.htm Ubderstanding VHDL attributes] | |||
Aktuelle Version vom 6. März 2016, 21:19 Uhr
VHDL is the abbreviation for VHSIC Hardware Description Language. VHDL is one of a number of hardware description languages, employed, amongst others, in Programmable Hardware.
VHDL
- Altium VHDL Reference
- VHDL Tips and Tricks on FPGA4fun
- Synario VHDL Reference Manual
- Peter Ashendes's VHDL tutorial
- VHDL Examples at ASIC-World
- Free Range VHDL book at FreeRangeFactory
- Book: VHDL-programming by example
Further Resources
Specific Topics
Types
- VHDL Types in the VHDL Summary, part of VHDL reference material of University of Maryland, Baltimore County, CSEE Department
Type Conversion and Casting
VHDL is a strong typed language. Therefore, sometimes, explicit conversion/casting is necessary
Attributes
Attributes are additional aspects of objects, written as <variable>'<attribute>.