VHDL: Unterschied zwischen den Versionen

Aus PUCONwiki
Zur Navigation springen Zur Suche springen
Keine Bearbeitungszusammenfassung
Keine Bearbeitungszusammenfassung
 
(Eine dazwischenliegende Version desselben Benutzers wird nicht angezeigt)
Zeile 9: Zeile 9:
* [http://ati.ttu.ee/~alsu/VHDL_TUTORIAL_Ashenden.pdf Peter Ashendes's VHDL tutorial]
* [http://ati.ttu.ee/~alsu/VHDL_TUTORIAL_Ashenden.pdf Peter Ashendes's VHDL tutorial]
* [http://www.asic-world.com/examples/vhdl/index.html VHDL Examples] at [http://www.asic-world.com/ ASIC-World]
* [http://www.asic-world.com/examples/vhdl/index.html VHDL Examples] at [http://www.asic-world.com/ ASIC-World]
* [http://www.freerangefactory.org/dl/free_range_vhdl.pdf Free Range VHDL book] at [http://www.freerangefactory.org/ FreeRangeFactory]
* [http://accessengineeringlibrary.com.ezproxy.library.dal.ca/browse/vhdl-programming-by-example-fourth-edition Book: VHDL-programming by example]


==== Further Resources ====
==== Further Resources ====

Aktuelle Version vom 6. März 2016, 21:19 Uhr

VHDL is the abbreviation for VHSIC Hardware Description Language. VHDL is one of a number of hardware description languages, employed, amongst others, in Programmable Hardware.

VHDL

Further Resources

Specific Topics

Types

Type Conversion and Casting

VHDL is a strong typed language. Therefore, sometimes, explicit conversion/casting is necessary

Attributes

Attributes are additional aspects of objects, written as <variable>'<attribute>.